Low-Noise and High-Efficiency Near-IR SPADs in 110nm CIS Technology

I. Vornicu, F. Bandi, R. Carmona-Galán, Á. Rodríguez-Vázquez Instituto de Microelectrónica de Sevilla, IMSE-CNM (CSIC-Universidad de Sevilla) E-mail: ivornicu@imse-cnm.csic.es

Abstract—Photon detection at longer wavelengths is much desired for LiDAR applications. Silicon photodiodes with deeper junctions and larger multiplication regions are in principle more sensitive to near-IR photons. This paper presents the complete electro-optical characterization of a P-well/ Deep N-well single-photon avalanche diodes integrated in 110nm CMOS image sensor technology. The performance of time-of-flight image sensors is determined by the characteristics of the individual SPADs. In order to fully characterize this technology, devices with various sizes, shapes and guard ring widths have been fabricated and tested. The measured mean breakdown voltage is of 18V. The proposed structure has $0.4Hz/\mum^2$ dark count rate, 0.5% afterpulsing, 188ps FWHM (total) jitter and around 10% photon detection probability at 850nm wavelength. All figures have been measured at 3V excess voltage.

Index Terms—single-photon avalanche diode (SPAD), dark count rate, afterpulsing, FHWM jitter, photon detection probability, breakdown voltage

I. INTRODUCTION

During the last years, deep submicron CMOS Image Sensor (CIS) technologies have drawn attention of Single Photon Avalanche Diode (SPAD) designers, since they are a good alternative to standard processes in terms of noise and photon detection probability, without the fabrication cost of a custom technology. After all, the accuracy of Time-of-Flight (ToF) sensors based on SPADs is bound to the performance of photodetectors, which is determined by technology, geometry and architecture. Over the time, CIS technologies have been tweaked to constantly improve several SPAD structures [1]. In order to fabricate low-noise SPADs: (i) high doping concentrations should be avoided, as they lower the breakdown voltage and increase trap-assisted carrier tunneling; and (ii) a guard ring structure that eliminates highfield regions on the periphery of the SPAD is required [2]. Another important challenge, given the emerging market for LiDAR, is to provide significant Photon Detection Probability (PDP) at longer wavelengths. This is achieved in [3] by combining an active junction between the deep N-well and the low-resistivity P-substrate (DNW/PSUB) with backside illumination. The fill factor is also a limitation, even for the finest 3D-IC [4].

When it comes to design high performance SPAD devices in a standard CIS process, all possible layer combinations have to be examined, except those not providing a uniform electric field. This entails searching for the appropriate PN junction that better fits the specifications of the application. As a general rule, **D**ark Count **R**ate (DCR) can be decreased by lowering the gain of the junction, but the performance of all possible structures has to be evaluated. Recently, a P+/N-implant SPAD has been reported in a 110nm process [5].

This work concentrates on a P-well/Deep N-well (PW/DNW) SPAD structure in the same technology node, as we are interested in an enhanced sensitivity at near-IR range. The fundamental advantages are derived of a lower doping concentration and a deeper junction. PW/DNW diodes have low noise and better PDP at larger wavelengths than P+/Nwell diodes [5], [6]. In exchange, PW/DNW junctions display worse jitter, afterpulsing [7] and crosstalk [8].

In this paper, we will present the implemented structures and the technological limitations in Section II. Section III is dedicated to the electro-optical characterization of different devices by measuring the key parameters like breakdown voltage, DCR, afterpulsing, PDP and jitter. Section IV presents a comparison to the state-of-the-art devices.

II. SPAD STRUCTURE

The fabricated test chip incorporates 2 modules for both transient and static characterization. Each module contains 96 PW/DNW SPAD devices of 16 different shapes and sizes (D1-16) as shown in Fig. 1. There are other structures that have been discarded. Basically the breakdown voltage (V_{BD}) of the multiplying junction plus the Excess Voltage (Ve) cannot exceed the breakdown voltage of the inherent lateral diodes employed to isolate the SPAD from the rest of the circuitry present in the same substrate. This aspect is not contemplated in other DNW structures that can also operate as a SPAD, for instance the DNW/PSUB diode reported at [3]. The lack of isolation has an incidence in crosstalk, and limits the incorporation of additional circuitry on the same substrate. The top view and the cross section of the PW/DNW photodiode are displayed in Fig. 2. The active area of the SPAD is delimited by the polysilicon Guard Ring (GR). The N+ cathode connection surrounds the structure.



Fig. 1 Test module microphotograph.



Fig. 2 Top view and cross section of the integrated SPAD structure

The multiplication junction is between PW and the DNW. The shape has been parameterized through i and r. Tested shapes range from a circular SPAD (i = 0) to a variety of squares with rounded corners (i > 0 and various values of r). The active area of the SPAD is given by:

$$A_{SPAD} = \pi r^2 + 4i(i+2r) \tag{1}$$

III. ELECTRO-OPTICAL CHARACTERIZATION

A. Breakdown voltage

The V_{BD} of the 16 diodes of different shapes have been measured with an HP4155A semiconductor parameter analyzer. Different shapes and sizes of GR and active area of PW/DNW devices have been characterized, namely: circular SPADs of radius 2, 5, 10 and 20µm with GRs of 1 and 2µm widths (D1, D3, D7, D11 and D2, D4, D8 and D12, respectively); and squares of rounded corners with sides of 10, 20 and 40µm (2 different shapes) also with GRs of 1 and 2µm widths (D5, D9, D13, D15 and D6, D10, D14, D16, respectively). The V_{BD} has been measured with faint light for different chip samples. The values obtained are displayed in Fig. 3. It can be seen that V_{BD} is practically invariant to active area size, shape and GR width.



Fig. 3 SPADs structures V_{BD} : GR = guard ring size in μ m; r = corner radius in μ m; i = internal increment in μ m.

B. Dark count rate

The majority of dark counts are due to Shockley-Read-Hall generation and band-to-band tunneling. The most straightforward dependence of the DCR is with the excess bias voltage. The increase in the electric field introduced by a higher Ve increases the avalanche-triggering probability and also the carrier generation rate. Fig. 4 displays the DCR versus Ve at room temperature for 4 different (D1, D3, D7, D15) active areas: 12.5, 78.5, 314.2 and 1742.5 µm², respectively. Abnormal device samples showing a larger DCR are represented with red color.



To understand the origin of the dark counts, DCR versus temperature for a D4 device ($r=5\mu m$) has been measured at 3, 4 and 5V excess voltage (see Fig. 5-left). The variation of V_{BD} with temperature has been compensated based on Fig. 5-right. The activation energy (E_A) of a low-DCR SPAD [8] was calculated using Arrhenius equation (dashed lines). The crossing point between thermal (high temperatures) and trapassisted tunneling (low temperatures) generation mechanism is around 27°C.



DCR measurement is usually relevant at rather high Ve, where the PDP and jitter figures are acceptable. Moreover, seeking to increase the bandwidth, DCR has to be evaluated with small Dead Time (DT). In these conditions the measured dark counts eventually include correlated noise due to afterpulsing, which is going to be contemplated in the next subsection. Fig. 6 presents the DCR measurements for a Ve of 3V and a DT below 500ns.



Fig. 6 DCR boxplot at Ve=3V, DT around 500ns; Room temp.; 10 chips

Sixty different instances have been measured for all D1-D16 SPADs across 10 chip samples. DCR uniformity is important to build large arrays. The larger the active area, the larger the device-to-device DCR deviation.

C. Afterpulsing

Afterpulsing (AP) is a correlated noise due to carriers trapped in the depletion region during an avalanche. They are statistically released later on, producing a spurious event. AP probability (P_{AP}) is mainly related with the magnitude of the avalanche current and cleanliness of the technology. Most of AP events appear in the first few microseconds after an avalanche occurs. For a D3 device ($r=5\mu$ m), we have obtained a P_{AP} below 0.5% and 8% for 3V and 5V excess voltage, respectively. This is for a 5µs DT (see Fig. 7). For a DT of 500ns, P_{AP} is 2.7% at Ve of 3V. For a DT larger than 50µs, it is negligible. P_{AP} is measured using the inter-avalanche histogram method [9], which is robust against DT variations due to passive recharge mechanism.



Fig. 7 Afterpulsing measurement of D3 based on inter-avalanche time

Seeking to increase the dynamic range, DT has to be reduced as far as the corresponding AP does not have an important impact on the application.

Acquiring the inter-arrival time histogram for low noise SPADs (e.g. few tens of counts per second) is time consuming. For instance, to accurately estimate the primary pulse rate with the slope of the Poisson fit in logarithmic scale, the time span of the histogram needs to cover up to few tens of milliseconds, taking more than a week of acquisition time. Less data leads to miscalculation of P_{AP} and the minimum DT that ensures negligible afterpulsing. In order to obtain an accurate measurement, the detector has been illuminated in single photon detection conditions with an uncorrelated light source. A total count rate (TCR) of 10kHz speeded up the acquisition down to one hour.

D. Photon detection probability

The setup for measuring the PDP consists in a halogen lamp, a monochromator, an integration sphere and a calibrated photodiode. Illumination has been set to single photon detection condition, being below 10nW/mm² for all wavelengths. SPAD output pulses are accurately integrated on

a FPGA and the measurements are sent to a PC. The PDP is computed offline as follows:

1

$$PDP = \frac{TCR - DCR}{PhR} (1 - P_{AP})$$
(2)

where PhR is the photon rate impinging the active area, and the rest of the parameters have been already defined.



Fig. 8 PDP of D3 vs. λ ; DT = 5 μ s; Room temperature

The measured PDP of D3 is shown in Fig. 8. It has been obtained for both 3V and 5V excess voltage. According to Fig. 7 DT has to be set to 50μ s to ensure negligible afterpulsing. Therefore the maximum count rate is of 7.35kHz due to the predicted limit of 1/eDT, where *e* is the Euler constant. However, employing a smaller DT extends the dynamic range avoiding distortions due to saturation. In this case, AP compensation is required for accurate measurement (eq. 2).

A PDP of 10% is obtained for Ve = 5V at 850nm wavelength. The peak is beyond 65% for Ve = 5V at 500nm. Note that beyond 3V excess voltage, PDP starts to saturate, causing an incremental improvement.

E. Jitter

The purpose of this subsection is to analyze the jitter of PW/DNW devices at different Ve, shape, size of active area and GR width. Moreover 2 different wavelengths have been considered to estimate the ToF precision in both cases. The power of the pulsed laser has been set to single photon illumination conditions. The total jitter along the signal chain has the following components:

$$\sigma_{TOT}^2 = \sigma_{SPAD}^2 + \sigma_{Laser}^2 + \sigma_{inv}^2 + \sigma_{LS}^2 + \sigma_{IOchip}^2 + \sigma_{IOFPGA}^2 \quad (3)$$

that express the contributions of the SPAD, the laser, tri-state inverters, the level shifter, the I/Os of the chip and FPGA, respectively. In the following, all the measurements represent the total jitter.

As can be seen at Fig. 9's bottom-right subset, the jitter does not depend on the size of the GR for small and circular devices (see D1-D2 and D11-D12). It can be noticed as well that the jitter is lower in circular devices (D11) than in devices with quasi-square shape (D15), especially for high Ve (see upper subsets). This might be due to a better lateral electric field uniformity in circular devices. Moreover, comparing D7 to D9 shapes, the fill factor improves by 17% while the jitter slightly increases. Finally, smaller devices have better jitter, showing smaller deviation across Ve (see bottom-left subset).



Fig. 10 ToF histograms of D3; Ve = 3V; Room temperature

Additionally we have measured the instrument response function (IRF) for D3 at Ve = 3V at two different wavelengths (Fig. 10).

IV. CONCLUSION

A SPAD with low DCR and high efficiency in the near-IR range has been designed and fabricated in 110nm CIS. A summary of its characteristics can be seen in TABLE I. The proposed device achieves a DCR among the state-of-the-art devices. DCR uniformity and jitter are better for device diameters up to 20µm. Moreover, deeper junctions have the peak PDP shifted towards longer wavelengths. Consequently, PDP improves in near-IR. PDP at 850nm is similar to the latest backside illuminated process [11]. In exchange, the proposed structure features worse jitter, possibly due to a lower intrinsic gain. Nevertheless the aforementioned performances are achieved with 3V excess voltage, without requiring high voltage transistors for the quenching and recharge front-end. The shape of the SPAD has low impact on DCR and jitter for SPADs diameters below 20µm. Therefore a

Fermat [6] shape is preferred for better fill factor. Regarding the selected GRs, there are not significant changes in performance at nominal temperature. Nevertheless, wider GRs features better DCR at -20° C.

TABLE I. STATE-OF-THE-ART COMPARISON

	[5]	[8]	[10]	[11]	This work
Tech. [nm]	110 CIS	150 CIS	180nm	65 CIS	110 CIS
SPAD	P+/LDNW ⁽¹⁾	P+/NW	P-epi/BN ⁽²⁾	PW/DNW	PW/DNW
V _{BD} [V]	20	18	25.5	12	18
Area $[\mu m^2](\phi)$	385(20µm)	97(10µm)	113(12µm)	251(16µm)	78(10µm)
Median DCR [Hz/µm ²]	0.18@3V	0.4@3V	0.3@3V	1.6@4.4V	0.4@3V
PDP peak [%] @ Ve, λ	52@6V, 455nm	27@3V, 450nm	33@3V, 480nm	30@4.4V, 660nm	64@3V, 500nm
PDP @ 850nm	5@6V	7.5@5V	9@12V	13@4.4V	10@5V
AP @ Ve, DT	-	0.85@3V, 150ns	7.2@11V, 300ns	0.08@4.4, 8ns	0.5@3V, 5μs
Jitter [ps] @ Ve, λ	80@4V, 831nm	42@4V, 831nm	97@11V 405nm	75 @ 4.4V 700nm	188 ⁽³⁾ @3V 640nm

⁽¹⁾P+/LDNW stands for P+/low doped NW; ⁽²⁾P-epi/BN stands for P-epi/buried N; ⁽³⁾It represents the total FHWM jitter

ACKNOWLEDGMENT

This work has been funded by the Office of Naval Research (USA) ONR, grant No. N000141912156, by Junta de Andalucía, Consejería de Economía, Innovación, Ciencia y Empleo (CEICE) P12-TIC 2338, by the Spanish MINECO and European Region Development Fund (ERDF/FEDER) through Project RTI2018-097088-B-C31.

REFERENCES

- G.-F. Dalla Betta, L. Pancheri, D. Stoppa et al, "Avalanche photodiodes in submicron CMOS technologies for high-sensitivity imaging", in *Advances in Photodiodes*, pp. 225-248, InTech 2011.
- [2] E. A. G. Webster et al, "Single-photon avalanche diodes in 90nm CMOS imaging technology with sub-1Hz median dark count rate", *Proc. of the Int. Image Sensor Workshop*, pp. 262-265, 2011.
- [3] E. A. G. Webster et al, "A single-photon avalanche diode in 90-nm CMOS imaging technology with 44% PDE at 690nm", *Electron Device Letters*, Vol. 33, No. 5, pp. 694-696, May 2012.
- [4] S. Pellegrini et al, "Industrialised SPAD in 40nm technology". Int. Electron Device Meeting (IEDM), pp. 16.5.1-16.5.4, 2017.
- [5] M. Moreno-Garcia, H. Yu, L. Gasparini, M. Perenzoni, "Low-noise single photon avalanche diodes in a 110nm CIS technology". 48th European Solid-State Device Research Conf., pp. 94-97, Sept. 2018.
- [6] J. A. Richardson et al, "Scalable single-photon avalanche diode structures in nanometer CMOS technology". *Trans. on Electron Devices*, Vol. 58, No. 7, pp. 2028-2035, July 2011.
- [7] S. Mandai, M. W. Fishburn, Y. Maruyama, E. Charbon, "A wide spectral range single-photon avalanche diode fabricated in an advanced 180nm CMOS technology", *Optics Express*, Vol. 20, No. 6, 2012.
- [8] H. Xu, L. Pancheri, G. Betta, and D. Stoppa, "Design and characterization of a p+/n-well SPAD array in 150nm CMOS process", *Opt. Express*, Vol. 25, No. 11, pp. 12765-12778, May 2017.
- [9] H. T. Yen, S. D. Lin, C. M. Tsai, "A simple method to characterize the afterpulsing effect in single photon avalanche photodiode". J. of Applied Physics, Vol. 104, no. 5, 054504, 2008
- [10] C. Veerappan, E. Charbon, "A low dark count p-i-n diode based SPAD in CMOS technology", *Trans. on Electron Devices*, Vol. 63, No. 1, Jan. 2016
- [11] S. Lindner, S. Pellegrini et al, "A high-PDE backside-illuminated SPAD in 65/40nm 3D IC CMOS pixel with cascoded passive quenching and active recharge", *Electron Devices. Letters*, Vol. 38, No. 11, pp. 1547-1550, Nov. 2017