

# Offset-calibration with Time-Domain Comparators Using Inversion-mode Varactors

Rafaella Fiorelli, Manuel Delgado-Restituto, *Senior Member, IEEE* and Ángel Rodríguez-Vázquez, *Fellow, IEEE*

**Abstract**—This paper presents a differential time-domain comparator formed by two voltage controlled delay lines, one per input terminal, and a binary phase detector for comparison solving. The propagation delay through the respective lines can be adjusted with a set of digitally-controlled inversion-mode varactors. These varactors provide tuning capabilities to the comparator; feature which can be exploited for offset calibration. This is demonstrated with the implementation of a differential 10-bit SAR-ADC. The design, fabricated in a 0.18 $\mu\text{m}$  CMOS process, includes an automatic mechanism for adjusting the capacitance of the varactors in order to calibrate the offset of the whole converter. Correct functionality was measured in all samples.

**Index Terms**—Offset calibration; Time-domain comparator; SAR-ADC; Inversion-mode varactors; Forward calibration.

## I. INTRODUCTION

Successive approximation register analog-to-digital converters (SAR-ADC) [1], [2], [3] are among the preferred options for data conversion in low power scenarios as, for instance, in implantable biomedical devices. Due to the slowly varying physiological signals and their limited dynamic range, data converters should exhibit modest resolution and low sampling rates. This makes SAR converters a suitable conversion approach as they can exhibit power consumptions in the order of nWs [4]. However, besides power efficiency, care must be taken on preserving the characteristics of the captured signals after conversion, so that their processing leads to correct diagnosis or appropriate actions.

This paper focuses on the cancellation of dc offsets in biomedical recording systems to allow for an offset-free digital processing of captured signals, which otherwise could lead to erroneous estimations. For instance, there are cases in which the digital processing of bio-signals relies on the implementation of threshold detection algorithms, as in the analysis of heart rates or neural action potentials [5]; or focuses on the energy calculation in relevant frequency bands, as in the processing of neural local field potentials or EEG signals [6]. In the former case, offset-related errors may induce that events are erroneously skipped whereas, in the latter, dc offsets can contaminate energy estimates with signal-dependent terms. Hence, offsets have to be suitably canceled or significantly reduced before any signal processing task takes place.

Manuscript received April 09, 2018; revised July 27, 2018, revised December 3, 2018, revised January 31, 2019. This work has been supported by the Ministry of Economy and Competitiveness under grant TEC2016-80923-P, the ONR under grant ONR N00014141355 and the FEDER Program.

The authors are with the Instituto de Microelectrónica de Sevilla (IMSE-CNM), CSIC and Universidad de Sevilla, Sevilla, Av. Américo Vespucio, s/n, 41092, Spain (e-mail:fiorelli@imse-cnm.csic.es).

Color versions of one or more of the figures in this paper are available online at <http://ieeexplore.ieee.org>.  
Digital Object Identifier

Given the expected low temperature and voltage supply variations in the targeted applications (wearable/implanted devices work at about the body temperature and are often supplied by batteries and/or regulated with LDOs), background offset calibration techniques, as proposed in [7], [8], are not a major requirement. Instead, foreground calibration approaches suffice in typical scenarios, potentially leading to simpler circuits and smaller die area occupations.

In this work a foreground calibration technique is proposed which relies on the use of a tunable time-domain comparator within the SAR ADC [2], [4]. Such comparator uses two Voltage-Controlled Delay Lines (VCDL), which are not preceded by any voltage pre-amplifier stage. Instead of reconfigurable differential pairs [9], bulk transistor tuning [10], digitally-controlled cascode transistors or programmable capacitor banks [11], the proposed approach uses digitally-controlled inversion-mode varactors for offset cancellation.

Compared to more conventional techniques, such as autozeroing, the proposal offers the following advantages: (i) it is an open loop system, preventing possible instabilities, (ii) neither capacitive nor resistive DACs are needed since the offset voltage is not stored, (iii) no extra clock cycles are needed in ordinary conversions, (iv) small pMOS varactors are used and, hence, the impact on the overall area of the ADC is low; (v) the calibration digital circuit follows a low-complex binary search approach and incurs in very low power consumption. Additionally, taking advantage of the foreground operation, the technique can be employed not only to cancel the offset of the ADC, but also the residual offset due to mismatch effects or switch charge injections of preceding blocks, e.g., programmable amplifiers, filters, or buffers [5]. This can be done by driving the input of the chain to a state ideally leading to null offset and, afterwards, running the calibration process to tune the VCDLs and correct the accumulated dc deviation. In the proposal, the obtained correction range is around  $\pm 10\text{mV}$ . As will be shown, this is more than enough for correcting the offset of the SAR ADC itself, thus giving room for the eventual offset cancellation of additional blocks.

This work extends the results in [12] and presents analytical and experimental results for the offset calibration of a differential 10-bit rail-to-rail monotonic mid-tread SAR converter. Section II describes the offset-correction time-domain (OCTD) comparator and the proposed calibration technique. Then, Section III develops an analytical model which is later used in Section IV for circuit sizing. Section V shows the performance of a prototype, fabricated in a 0.18 $\mu\text{m}$  CMOS process, and illustrates the effectiveness of the proposed approach. Finally, Section V concludes the paper.




Figure 1. OCTD comparator embedded in an ADC converter.

## II. OCTD COMPARATOR

The OCTD comparator, driven by the DACs of a differential SAR converter, is shown in Fig. 1. It consists of two voltage controlled delay lines (denoted as  $VCDL^+$  and  $VCDL^-$ ) which are cross-connected to the outputs of the DACs, a binary phase detector (BPD) [3], and some control logic. As shown in Fig. 2(a), each delay line consists of a cascade of  $N = 2^m - 1$  digitally controlled delay stages, comprised between two dummy stages for providing the same loading and driving conditions to the elements of the array [3]. All the stages are nominally identical and consist of two current-starved inverters (CSI) followed by an inversion-mode pMOS varactor connected via its gate terminal. As shown in Fig. 2(b), an nMOS transistor driven by the negative input of the comparator starves the current available through the first inverter (denoted as  $CSI_n$ ); while a complementary configuration, with a pMOS current limiting transistor, driven by the positive input of the comparator, is used for the second inverter (denoted as  $CSI_p$ ). The capacitances of the varactors depend on the voltage applied to their shorted drain-source terminal,  $V_{a<i>}$ ,  $i = 1, \dots, N$ . This voltage can be either  $V_{DD}$  or  $V_{SS}$  according to the binary values of a thermometer-coded  $N$ -bit word  $\mathbf{A}$ .

The OCTD block obtains the result of the comparison based on the phase difference between the output signals of the VCDLs when a rising clock signal edge is propagated along the lines. The delay of each VCDL can be digitally tuned through the digital word  $\mathbf{A}$ . This tuning capability supports the foreground offset calibration technique here proposed.

The procedure starts by short-circuiting the ADC inputs to the common mode voltage  $V_m$  which, in this work, it is assumed, without loss of generality, to coincide with the mid-rail voltage. Additionally, the control words  $\mathbf{A}$  of both delay lines are initialized with their bits to '1'. A first conversion cycle obtains the actual offset of the complete ADC. This value is compared to the converter mid-range code (in this work, due to the mid-treat quantization, codes '511' and '512' are considered equally valid). If the ADC output,  $\mathbf{D}$ , coincides with the midrange code, the procedure stops. Otherwise, the OCTD logic identifies the slower VCDL and  $2^{(m-j)}$ ,  $j = 1$ , bits of its associated vector  $\mathbf{A}$  are set to '0'. Meanwhile, the control word of the faster VCDL remains unchanged. With this configuration, a new conversion cycle takes place using again  $V_m$  as input and comparing the result with the midrange code.






Figure 2. (a) VCDL structure. (b) Schematic of the delay stage. (c) Equivalent model of  $CSI_n$  at the  $V_{ck} 0 \rightarrow 1$  transition.

The process is repeated for  $j = 2, \dots, m$  following a binary search algorithm, until the control bits of the slower VCDL are solved. Once the calibration procedure is finished, the resulting  $\mathbf{A}$  words of the delay lines (denoted as  $\mathbf{A}^+$  and  $\mathbf{A}^-$  in Fig. 1) are saved for later use in ordinary conversions. Note that the calibration process takes, at most,  $m + 1$  conversion cycles, if not terminated earlier in an intermediate step.

## III. VCDL MATHEMATICAL MODEL

Figure 2(c) shows a simplified equivalent circuit model of an n-type current starved inverter,  $CSI_n$ , when a  $0 \rightarrow 1$  step input transition is applied to the clock port. A similar model can be drawn for a  $CSI_p$  for the opposite clock transition. In Fig. 2(c),  $I_{dn}$  represents the current drained by transistor  $M_{0,n}$ ,  $I_{ln}$  models the losses from transistors  $M_{1,n}$  and  $M_{2,p}$ , and  $C_{L1}$  is the capacitive load formed by the output capacitance of the cell and the input capacitance of the following  $CSI_p$  block. The dynamics of the equivalent circuit is thus described by the differential equation,  $C_{L1} \frac{dV_{o1}}{dt} + I_{ln} + I_{dn} = 0$ .

Assuming that  $C_{L1}$  is constant along the output node transition, losses are negligibly small as compared to  $I_{dn}$ , and the voltage drop across  $M_{1,n}$  is small so that the drain-source voltage of  $M_{0,n}$  can be approximated by  $V_{o1}$ , the time elapsed until the output reaches  $V_{DD}/2$  when a rising clock step is applied to the  $CSI_n$  cell is given by  $t_{sn} = \nu_n \frac{C_{L1}}{I_{dn}}$ , where  $\nu_n$  is a parameter in voltage units which depends on the operation mode of transistor  $M_{0,n}$  (see expressions for  $\nu_n$  in [13] and [14] for strong- and weak-inversion operation modes, respectively).

A similar analysis allows to obtain the time delay of the p-type current starved inverter of Fig. 2(b) during a  $1 \rightarrow 0$  step clock transition. In this case, an additional inversion-mode varactor with capacitance  $C_{var}(V_a)$  loads the inverter. This capacitance varies nonlinearly with the gate voltage,




Figure 3. VCDL total delay analytical and electrically simulated curves for  $N=7$  versus  $A$ . Inset: Inversion-mode varactor specific capacitance per unit area  $C_{var}$  versus  $V_G$ .

more noticeably when the control node  $V_a = V_{DD}$ . This is illustrated in the inset of Fig. 3 which plots the specific capacitance per unit area of a varactor at 1V supply in the selected technology. Despite this nonlinear dependence with the output voltage of the inverter, to keep the analysis simple, it is assumed that the varactor capacitances take on constant values until reaching  $V_{DD}/2$ , as shown by the red lines in the inset. With this assumption, the time delay of a  $CSI_p$  cell is

$$t_{sp}(V_a) = \nu_p \frac{CL_2 + C_{var}(V_a)}{I_{dp}} \quad (1)$$

Using the definitions of  $t_{sn}$  and  $t_{sp}$ , the total time delay of the VCDL structure in Fig.2(a), can be calculated as

$$T_d = \sum_{i=1}^N t_{dp,i} + Nt_{dn} + t_{dum} \quad (2)$$

where  $t_{dum} = 2(t_{dn} + t_{dp}(V_{dd}))$  is the contribution from the dummy cells,  $t_{dp,i} = (1 + \eta_p) \cdot t_{sp}(V_a < i >)$ ,  $t_{dn} = (1 + \eta_n) \cdot t_{sn}$  and parameters  $\eta_p$  and  $\eta_n$  account for the gradual changes of the clock signals [15].

Fig. 3 plots the simulated total time delay of a VCDL for an input voltage  $V_c^+ = V_c^- = V_m$ . Time delay  $T_d$  is calculated for all the possible configuration of vector  $\mathbf{A}$  (for  $N = 7$ ). Note that  $T_d$  linearly increases as the number of varactors with their control voltage connected to  $V_{DD}$  increases. Further, Fig. 3 also shows the good agreement between the simulated data and the analytical results from (2).

The difference  $\Delta T_d$  between the total delays obtained by  $VCDL^+$  and  $VCDL^-$  when an offset  $\Delta V$  is present at their inputs, i.e.,  $V_c^+ = V_m + \Delta V/2$  and  $V_c^- = V_m - \Delta V/2$ , is approximately given by:

$$\begin{aligned} \Delta T_d &\approx \sum_{i=1}^N \left( \Delta t_{dp,i} + \overline{t_{dp,i}} \cdot \frac{|g_{mp}|}{I_{dp}} \Delta V \right) \\ &+ \left( (N+2)t_{dn} \cdot \frac{g_{mn}}{I_{dn}} + 2t_{dp}(V_{DD}) \cdot \frac{|g_{mp}|}{I_{dp}} \right) \Delta V \quad (3) \\ &\doteq \sum_{i=1}^N \Delta t_{dp,i} + G_{VT_x} \Delta V \end{aligned}$$

where  $\Delta t_{dp,i} = t_{dp,i}^+ - t_{dp,i}^-$  is the delay difference between the  $i$ -th  $CSI_p$  units in  $VCDL^+$  and  $VCDL^-$ ,  $\overline{t_{dp,i}}$  represents the average of both delays, and  $g_{mn}$  and  $g_{mp}$  denote the

Table I  
TRANSISTOR SIZING OF DELAY CELL

$W_{0,p} = r_{pn} W_{0,n}$	$W_{2,p} = r_{pn} W_{0,n}$	$W_{2,n} = W_{0,n}$
$W_{1,p} \gg W_{0,p}$	$W_{1,n} \gg W_{0,n}$	

transconductances in the quiescent point of transistors  $M_{0,n}$  and  $M_{0,p}$ , respectively (see Fig. 2(b)).  $G_{VT_x}$  represents the voltage-to-time conversion gain of the OCTD comparator [3]. It depends on the number  $x$  of varactors which are switched to  $V_{SS}$  on the slower VCDL.

Note that the term in  $\Delta t_{sp,i}$  does not depend on  $\Delta V$  and, hence, it can be exploited, by properly setting vectors  $\mathbf{A}^+$  and  $\mathbf{A}^-$ , for reducing  $|\Delta T_d|$  in the presence of an offset voltage. This offset can be generated, in practice, by mismatch and noise effects in the VCDL blocks of the comparator, as well as, by preceding stages of the SAR converter.

Based on (2), the variance of the total time delay of a VCDL due to mismatch is given by:

$$\sigma_{T_d,mis}^2 = (N+2) \left( \sigma_{t_{dp}}^2 + \sigma_{t_{dn}}^2 \right) \quad (4)$$

where  $\sigma_{t_{dp}}^2$  and  $\sigma_{t_{dn}}^2$  can be estimated in terms of the statistical variations of the threshold voltage and current factor of transistors  $M_{0,p}$  and  $M_{0,n}$ , respectively. For  $\sigma_{t_{dp}}^2$ , a 5% of standard deviation in varactors has been considered as well.

Regarding noise, following a procedure similar to [3], it can be found that the time delay variance due to thermal noise fluctuations is given by,

$$\sigma_{T_d,noise}^2 = (N+2) \left( \frac{t_{sp}}{\nu_p I_{dp}} \alpha_p + \frac{t_{sn}}{\nu_n I_{dn}} \alpha_n \right) kT \quad (5)$$

where  $\alpha_p$  and  $\alpha_n$  are noise factors of the  $CSI_p$  and  $CSI_n$  cells, respectively. From (4) and (5), the variance of the delay difference  $\Delta T_d$  can be estimated as,

$$\sigma_{\Delta T_d}^2 \approx 2 \left( k_{mis} \cdot \sigma_{T_d,mis}^2 + k_{noise} \cdot \sigma_{T_d,noise}^2 \right) \quad (6)$$

where parameters  $k_{mis} > 1$  and  $k_{noise} > 1$  have been added for empirical adjustment.

#### IV. DESIGNING VCDL FOR OFFSET CANCELLATION

In the proposed design, transistors in  $CSI_n$  and  $CSI_p$  have been sized seeking (i) to reduce the total area occupation of the delay stages, (ii) to lower the delay variability due to mismatch and noise (all transistors are designed with channel length  $L$  higher than the minimum technology value), and (iii) to make the varactor capacitances have a noticeable impact on the time delay  $t_{sp}(V_a)$  in (1).

Additionally,  $CSI_n$  and  $CSI_p$  have been designed to have their switching thresholds around mid-rail for reducing noise margins. Hence, assuming that transistor  $M_{1,n}$  is much wider than  $W_{0,n}$ , the width of transistor of  $M_{2,p}$  is sized as  $W_{2,p} = r_{pn} W_{0,n}$ , where  $r_{pn}$  is approximately given by the NMOS/PMOS mobility ratio. Similar considerations lead to the sizing strategy in Table I.

Sizing of the varactor is mainly determined by the convergence of the calibration procedure described in Sec. II. This is guaranteed whenever the equivalent input-referred voltage,




Figure 4. (a) Simulated VCDL delay for an ADC differential input signal  $\Delta V$ . (inset) Histogram of the time difference of (a) and (b). (b) Analytical and simulated values of  $|V_{os}^{max}|$  in terms of  $N$ . (inset) Standard deviation of  $|V_{os}^{max}|$ .

obtained by switching just one varactor from the slower VCDL, is lower than the resolution of the ADC,  $V_{res}$ . Based on (3) and (6), this is expressed as:

$$G_{VT_1} \cdot V_{res} \geq (1 + \eta_p) \nu_p \frac{\Delta C_{var}}{I_{dp}} + \zeta \sqrt{\sigma_{\Delta T_d}^2} \quad (7)$$

where  $\Delta C_{var} = C_{var}(V_{DD}) - C_{var}(V_{SS})$ ,  $\zeta$  is a safety factor generally equal or greater than 3, and  $G_{VT_1}$  is the voltage-to-time conversion gain of the comparator for  $\mathbf{A}^+ = \langle 1, \dots, 1, 0 \rangle$  and  $\mathbf{A}^- = \langle 1, \dots, 1, 1 \rangle$  or vice versa. Eq. (7) imposes an upper limit to  $\Delta C_{var}$  which must be verified under PVT and Monte Carlo variations. Note that (7) implicitly defines a trade-off between accuracy and speed as more stages are needed ( $G_{VT_1}$  approximately scales with  $N$ ) if the ADC resolution decreases.

An insightful graphical interpretation of (7) is given in Fig. 4(a). It shows the total time delays of the VCDLs in Fig. 1 when a differential input signal equivalent to one LSB is applied to the OCTD comparator, i.e.,  $V_c^+ = V_m + V_{res}/2$  and  $V_c^- = V_m - V_{res}/2$ . The vertical separation between both delay curves must be compensated by switching to  $V_{SS}$  at least one varactor of the slowest VCDL (upper curve). Hence, condition (7) states that the time delay at point (a) should be higher than that at point (b), taking into account statistical deviations and PVT variations. This defines an upper limit for  $\Delta C_{var}$ . Additionally, in order to reduce the number of switchings needed to compensate one LSB, a lower limit for  $\Delta C_{var}$  has to be imposed by making the time difference between points (a) and (b) small. The inset in Fig. 4(a) shows the histogram of a Monte Carlo simulation (100 instances) of such time difference in a fast-p corner (lower sensitivity to  $\Delta C_{var}$  variations). As it can be seen, the time difference is positive, as required by (7), and amounts 0.275ns (3- $\sigma$ ).

The maximum offset range  $|V_{os}^{max}|$  which can be covered by the structure of Fig. 1 is given by,




Figure 5. Micro-photograph of the fabricated SAR-ADC.

$$|V_{os}^{max}| \leq \frac{(1 + \eta_p) \nu_p N \cdot \Delta C_{var}}{I_{dp} G_{VT_N}} - \frac{\zeta \sqrt{\sigma_{\Delta T_d}^2}}{G_{VT_N}} \quad (8)$$

where  $G_{VT_N}$  is the voltage-to-time conversion gain of the comparator for  $\mathbf{A}^+ = \langle 0, \dots, 0, 0 \rangle$  and  $\mathbf{A}^- = \langle 1, \dots, 1, 1 \rangle$  or vice versa. Fig. 4(b) plots  $|V_{os}^{max}|$  in terms of  $N$  both calculated from (8) and using electrical simulations (3- $\sigma$  error bars superposed). The comparator has been sized to satisfy (7) for  $N = 7$ . The same design for the VCDL cells has been used for all other values of  $N$ . It is worth noting the good agreement between the simulated mean values of  $|V_{os}^{max}|$  and the corresponding analytical values. Also note that  $|V_{os}^{max}|$  tends to a constant value for large  $N$ , because  $G_{VT_N}$  roughly scales with  $N$ . The second term in (8) accounts for the  $|V_{os}^{max}|$  error, and it approximately scales with  $1/\sqrt{N}$ , as shown in the inset of Fig. 4(b). Hence, the impact of mismatch decreases with the number of stages. Fig. 4(b) also plots  $|V_{os}^{max}|$  in terms of  $N$  when an additional varactor is added in parallel to the VCDL cell every time the number of stages in the delay line doubles. This effectively increases  $\Delta C_{var}$  and extends the offset correction range of the comparator as  $N$  increases. Thus, for instance,  $|V_{off}^{max}|$  is approximately 34mV<sub>pp</sub> differential for  $m = 5$ , when five varactors load every delay stage.

## V. IMPLEMENTATION

The SAR-ADC architecture, presented in [12], was fabricated in a High-Voltage 0.18 $\mu\text{m}$  CMOS process. The micro-photograph of the chip, shown in Fig. 5, has an active area of 165 $\mu\text{m} \times 440\mu\text{m}$ . Comparator and calibration circuitry occupy 7.8% and 1.8% of the total ADC area, respectively. The activation of the delay stages uses axial symmetry [12].

The delay lines and programmable varactors have been sized following the procedure in Sec. IV for  $m = 3$  (each VCDL comprises 7 digitally controlled delay cells). The comparator was designed to have a correction step of approximately 1.4mV<sub>pp</sub> to satisfy (7). With this structure, post-layout simulations show that the offset range, which can be canceled up by the OCTD comparator alone, is comprised between  $\pm 4.7$  and  $\pm 5.3$  LSBs, taking into account 3- $\sigma$  deviations as in [1][9]. Further, it was found that the 3- $\sigma$  input offset of the comparator amounts  $\pm 0.6\text{mV}$  ( $\sigma = 0.2\text{mV}$ ).

The sampling rate is  $f_s = 4\text{ks/s}$  for a clock frequency of 52kHz. The SAR-ADC is supplied with 0.5V for the digital circuits, and 1V for the rest of the system. The total power consumption is 76.2nW of which 28.6nW are consumed by the OCTD comparator. The linearity performance of the ADC at low frequencies is illustrated with the DNL and






Figure 6. (a) INL and (b) DNL




Figure 7. Offset-correction evolution for three samples.

INL plots in Fig. 6, which show peak values of 0.31 and 0.38, respectively. Close to Nyquist rate, the ADC obtains about 70dB of Spurious-Free Dynamic Range (SFDR) and an Effective Number of Bits (ENOB) higher than 9.5-b after calibration. Moreover, according to our simulations, the calibration procedure allows to improve the ENOB and SFDR by 0.1-b and 0.8dB, respectively.

To verify the proposed offset-correction technique, seven ADC samples were tested. In all cases, the ADC output **D** converged satisfactorily to mid-range. In three of them, the offset before calibration exceeded 1-LSB and, for these cases, Fig. 7 shows the evolution of vector **D** along the offset calibration process described in Sec.II.A. In a first conversion cycle (marked by the dotted box), the control logic of the OCTD comparator detects the corresponding offset deviation. Afterwards, acting on the varactors of the slower VCDL, the output of the ADC is adjusted up to the desired code (**D** = 511 or **D** = 512). Fig. 8 shows the correction range measured for one of these samples when an external offset is injected at its inputs. In this sample, the mechanism is able to correct more than  $\pm 5$  LSBs, enough to cancel the offset of the SAR-ADC, including the input referred offset of the comparator. In fact, it corrects its own offset (about  $\pm 0.35$  LSBs), as well as more than  $\pm 4$  LSBs of offset from other sources.

A performance summary is presented in Table II. The power consumption and offset correction range of the proposed comparator, as well as the area occupied by the calibration




Figure 8. Total  $|V_{os}^{max}|$  versus the injected external offset.

Table II  
PERFORMANCE COMPARISON OF OFFSET-CANCELING COMPARATORS

	This work	[1]	[10]	[16]	[9]
Technology (nm)	180	90	500	65	180
Supply (V)	1	0.4	5	1	1.5
Offset Range (mV)	$\pm 10$	$\pm 12.5$	-8.3/+5.6	-	5.4
Cal. Area (mm <sup>2</sup> )	1.35m	4.4m	-	7.7m	46.8m
Clock Freq. (Hz)	52k	7.5M	200k	500M	1M
Power ( $\mu$ W)	0.028	-	4.65	>20	13.5
Energy (pJ)	0.54	-	23	0.04	13.5

mechanism, are either comparable or better than prior art. Only the proposal in [16] has better energy consumption but consumes more active area, despite it was designed in 65nm.

## VI. CONCLUSIONS

This brief presents a differential time-domain comparator featuring offset correction mechanisms. It relies on equalizing the time delays between the two differential signal paths by conveniently switching to the supply rails a set of inversion-mode varactors. As a proof of concept, the comparator was embedded in a SAR-ADC converter and tests over different samples proved the correct operation of the calibration process.

## REFERENCES

- [1] P. C. Lee, J. Y. Lin, and C. C. Hsieh, "A 0.4 V 1.94 fJ/conversion-step 10 bit 750 kS/s SAR ADC with Input-Range-Adaptive Switching," *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 63, no. 12, pp. 2149–2157, Dec 2016.
- [2] A. Agnes, E. Bonizzoni, P. Malcovati, and F. Maloberti, "An ultra-low power successive approximation A/D converter with time-domain comparator," *Analog Integrated Circuits and Signal Processing*, vol. 64, no. 2, pp. 183–190, Aug 2010.
- [3] S. K. Lee, S. J. Park, H. J. Park, and J. Y. Sim, "A 21 fJ/conversion-Step 100 kS/s 10-bit ADC with a low-noise time-domain comparator for low-power sensor interface," *IEEE J. Solid-State Circuits*, vol. 46, no. 3, pp. 651–659, March 2011.
- [4] J. H. Cheong, K. L. Chan, P. B. Khannur, K. T. Tiew, and M. Je, "A 400-nW 19.5-fJ/conversion-step 8-ENOB 80-kS/s SAR ADC in 0.18- $\mu$ m CMOS," *IEEE Trans. Circuits Syst. II, Exp. Briefs*, vol. 58, no. 7, pp. 407–411, July 2011.
- [5] K. A. Ng and P. K. Chan, "A CMOS analog front-end IC for portable EEG/ECG monitoring applications," *IEEE Transactions on Circuits and Systems I: Regular Papers*, vol. 52, no. 11, Nov 2005.
- [6] Z. Zhang and K. K. Parhi, "Low-Complexity Seizure Prediction From iEEG/sEEG Using Spectral Power and Ratios of Spectral Power," *IEEE Trans. Biomed. Circuits Syst.*, vol. 10, no. 3, pp. 693–706, Jun. 2016.
- [7] M. Ding *et al.*, "A 46  $\mu$ W 13 b 6.4 MS/s SAR ADC With background mismatch and offset calibration," *IEEE J. Solid-State Circuits*, vol. 52, no. 2, pp. 423–432, Feb 2017.
- [8] S. Liu, T. Rabuske, J. Paramesh, L. Pileggi, and J. Fernandes, "Analysis and Background Self-Calibration of Comparator Offset in Loop-Unrolled SAR ADCs," *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 65, no. 2, pp. 458–470, Feb 2017.
- [9] T. Okazawa, I. Akita, and M. Ishida, "A digitally calibrated dynamic comparator using time-domain offset detection," *Analog Integrated Circuits and Signal Processing*, vol. 81, no. 3, pp. 561–570, Dec 2014.
- [10] J. Lu and J. Holleman, "A low-power high-precision comparator with time-domain bulk-tuned offset cancellation," *IEEE Trans. Circuits Syst I: Regular Papers*, vol. 60, no. 5, pp. 1158–1167, May 2013.
- [11] K. Fukuda, H. Yamashita, G. Ono, R. Nemoto, E. Suzuki, N. Masuda, T. Takemoto, F. Yuki, and T. Saito, "A 12.3-mw 12.5-gb/s complete transceiver in 65-nm cmos process," *IEEE J. Solid-State Circuits*, vol. 45, no. 12, pp. 2838–2849, Dec 2010.
- [12] M. Delgado-Restituto *et al.*, "A 76nw, 4kS/s 10-bit SAR ADC with offset cancellation for biomedical applications," in *2016 IEEE Asia Pacific Conference on Circuits and Systems (APCCAS)*, Oct 2016, pp. 421–424.
- [13] M. Maymandi-Nejad and M. Sachdev, "A digitally programmable delay element: design and analysis," *IEEE Trans. Very Large Scale Integr. (VLSI) Syst.*, vol. 11, no. 5, pp. 871–878, Oct 2003.
- [14] F. Frustaci, P. Corsonello, and S. Perri, "Analytical delay model considering variability effects in subthreshold domain," *IEEE Trans. Circuits Syst. II, Exp. Briefs*, vol. 59, no. 3, pp. 168–172, March 2012.
- [15] N. Hedenstierna and K. O. Jeppson, "CMOS circuit speed and buffer optimization," *IEEE Trans. Comput.-Aided Design Integr. Circuits Syst.*, vol. 6, no. 2, pp. 270–281, March 1987.
- [16] M. Yoshioka, K. Ishikawa, T. Takayama, and S. Tsukamoto, "A 10-b 50-MS/s 820- $\mu$ W SAR ADC With On-Chip Digital Calibration," *IEEE Trans. Biomed. Circuits Syst.*, vol. 4, no. 6, pp. 410–416, Dec 2010.