The EKV/ACM compact models for mismatch modeling down to 90nm and for new emergent non-CMOS nanotechnology FETs

Teresa Serrano-Gotarredona and Bernabé Linares-Barranco

Sevilla Microelectronics Institute (IMSE) - Spanish Research Council (CSIC)

Instituto de Microelectrónica de Sevilla C/ Américo Vespucio s/n, 41092 Sevilla, SPAIN Phone: 34-95-5056670 Fax: 34-95-5056686 E-mail: terese@imse-cnm.csic.es



Outline

- Continuous Weak-to-Strong inversion models for mismatch
- Mismatch characterization chip
- Results for 0.35um CMOS
- Results for 90nm CMOS
- Simulating in Cadence-Spectre
- Modelling Pelgrom's Distance Term Efficiently
- Extension of continuous CMOS models to new coming nano-FETs



- $f_A(W, L)$ Small random, transistor size dependent component, 'true' mismatch component
- $f_D(D)$ Gradient surface, transistor distance dependent component, can be eliminated with layout techniques



Historical Perspective. Mismatch Models in Strong Inversion

$$\sigma^2(\Delta P) = f(W,L) + S_P^2 D^2$$

| | 2 | 2 | $\sigma^2_{(\Delta \theta)}$ | | 2 |
|-----------|----------------------------------|---|--------------------------------|--------------------------------|---|
| | $\sigma^2_{(\Delta\beta/\beta)}$ | $\sigma^2_{(\Delta V_{T0})}$ | $\sigma^2_{(\Delta \theta_o)}$ | $\sigma^2_{(\Delta \theta_e)}$ | $\sigma'_{(\Delta\gamma)}$ |
| Pelgrom89 | ✓ | Image: A start of the start of | _ | | Image: A start of the start of |
| Bastos98 | | ✓ | | | ✓ |
| Serrano99 | ✓ | Image: A set of the set of the | ✓ | ✓ | ✓ |

$$\Delta \theta = \Delta \theta_o + \frac{V_{DS}|_{sat}}{V_{GS} - V_T} \Delta \theta_e$$

$$\theta_o = \theta + 2 \frac{\mu C_{ox} l_d R_{\Box}}{L} \qquad \theta_e = \frac{\mu}{L} \left(\frac{1}{2v_s} - C_{ox} l_d R_{\Box} \right)$$

Instituto de Microelectrónica de Sevilla CICA, Av. Reina Mercedes s/n, 41012 Sevilla, SPAIN



A Continuous Transistor Model from Weak to Strong Inversion. The ACM Model

$$I_{DS} = I_{s}(i_{f}(V_{P} - V_{S}) - i_{r}(V_{P} - V_{D}))$$
$$V_{P} - V_{S(D)} = \phi_{t}(\sqrt{1 + i_{f(r)}} - 2 + \ln(\sqrt{1 + i_{f(r)}} - 1))$$

$$V_P = \frac{V_G - V_{TO}}{n}$$

$$n = 1 + \frac{\gamma}{2\left(\sqrt{V_G - V_{TO} + 2\phi_F + \gamma\sqrt{2\phi_F} + 1/4\gamma^2} - 1/2\gamma\right)}$$

$$I_S = I_S'n = \mu n C_{ox}(W/L)\left(\phi_t^2/2\right)$$

- Continuous for all transistor operation regions
- Based on a reduced set of physically meaningful parameters $\{I_S, V_{TO}, \gamma, \phi_F\}$
- Drain/Source symmetric

Instituto de Microelectrónica de Sevilla CICA, Av. Reina Mercedes s/n, 41012 Sevilla, SPAIN



Introducing Continuosly Second Order Effects

$$I_{DS} = \frac{I_{S}(i_{f} - i_{r})(1 + \lambda(V_{D} - V_{S}))}{\left(1 + \theta_{o}[V_{P} - V_{S}]^{+}\right)\left(1 + \theta_{e}V_{DS_{eff}}\right)}$$

traditionally,

 $V_{DS_{eff}} = V_{DS}$ in ohmic region;

in saturation. $V_{DS_{eff}} = V_P - V_S$ define smoothed rectification []⁺ 0.5 $[x]^{+} = \begin{cases} 0 \text{ if } x < -E \\ \frac{(x+E)^2}{4E} \text{ if } -E < x < E \\ x \text{ if } x > E \end{cases}$ $\begin{bmatrix} x \end{bmatrix}^+$ redefine E $V_{DS_{eff}} = |[V_P - V_S]^+ - [V_P - V_D]^+|$ with $E = 0.3 V_{DS}$ 0 -0.50.5 -E E Х

Instituto de Microelectrónica de Sevilla CICA, Av. Reina Mercedes s/n, 41012 Sevilla, SPAIN



A Continuous Mismatch Model Valid from Weak to Strong Inversion $I_{DS} = \frac{I_S(i_f - i_r)(1 + \lambda(V_D - V_S))}{\left(1 + \theta_o[V_P - V_S]^+\right)\left(1 + \theta_e V_{DS_{-rel}}\right)}$ $\frac{\Delta I_{DS}}{I_{DS}} = \frac{\Delta I_{S}}{I_{S}} + \frac{1}{I_{DS}} \frac{\partial I_{DS}}{\partial V_{R}} \frac{\partial V_{P}}{\partial V_{T0}} \Delta V_{T0} + \left(\frac{1}{I_{DS}} \frac{\partial I_{DS}}{\partial V_{R}} \frac{\partial V_{P}}{\partial n} + \frac{1}{n}\right) \frac{\partial n}{\partial \gamma} \Delta \gamma + \frac{1}{I_{DS}} \frac{\partial I_{DS}}{\partial \theta} \Delta \theta_{o} + \frac{1}{I_{DS}} \frac{\partial I_{DS}}{\partial \theta} \Delta \theta_{o}$ $\left\{\frac{\Delta I_S}{I_S}, \Delta V_{T0}, \Delta \gamma, \ \Delta \theta_o, \Delta \theta_e\right\}$

Instituto de Microelectrónica de Sevilla CICA, Av. Reina Mercedes s/n, 41012 Sevilla, SPAIN



Outline

- Continuous Weak-to-Strong inversion models for mismatch
- Mismatch characterization chip
- Results for 0.35um CMOS
- Results for 90nm CMOS
- Simulating in Cadence-Spectre
- Modelling Pelgrom's Distance Term Efficiently
- Extension of continuous CMOS models to new coming nano-FETs





Measuring Curves: 7 Measured Curves

- $V_{DS} = 1,65V$ Curve 1: $I_{DS}(V_{GS})$, $V_{SB} = 0V$, $V_{GS} \in [0,3,3]$ Curve 2: $I_{DS}(V_{GS})$, $V_{SB} = 1V$, $V_{GS} \in [0,3,3]$ • $V_{DS} = 0,1V$
- Curve 3: $I_{DS}(V_{GS})$, $V_{SB} = 0V$, $V_{GS} \in [0, 3, 3]$ Curve 4: $I_{DS}(V_{GS})$, $V_{SB} = 1V$, $V_{GS} \in [0, 3, 3]$

•
$$V_G = 1,25V_S + \alpha$$

Curve 5: $I_{DS}(V_S), \alpha = \alpha_1, V_S \in [0, 3, 3]$
Curve 6: $I_{DS}(V_S), \alpha = \alpha_2, V_S \in [0, 3, 3]$
Curve 7: $I_{DS}(V_S), \alpha = \alpha_3, V_S \in [0, 3, 3]$
where:

 α_1, α_2 and α_3 are values of V_G from curve 1 so that we are in weak, moderate and strong inversion respectively.



Instituto de Microelectrónica de Sevilla CICA, Av. Reina Mercedes s/n, 41012 Sevilla, SPAIN



Outline

- Continuous Weak-to-Strong inversion models for mismatch
- Mismatch characterization chip
- Results for 0.35um CMOS
- Results for 90nm CMOS
- Simulating in Cadence-Spectre
- Modelling Pelgrom's Distance Term Efficiently
- Extension of continuous CMOS models to new coming nano-FETs

















Outline

- Continuous Weak-to-Strong inversion models for mismatch
- Mismatch characterization chip
- Results for 0.35um CMOS
- Results for 90nm CMOS
- Simulating in Cadence-Spectre
- Modelling Pelgrom's Distance Term Efficiently
- Extension of continuous CMOS models to new coming nano-FETs

Mismatch Measurements



Mismatch Measurements



Instituto de Microelectrónica de Sevilla Av. Americo Vespucio s/n 41092 Sevilla, SPAIN

Phone: 34-95-4466666 Fax: 34-95-4466600 E-mail: terese@imse-cnm.csic.es



Extracted Mismatch Parameters

Standard NMOS transistors 90nm process



Instituto de Microelectrónica de Sevilla Av. Americo Vespucio s/n 41092 Sevilla, SPAIN

Phone: 34-95-4466666 Fax: 34-95-4466600 E-mail: terese@imse-cnm.csic.es





Av. Americo Vespucio s/n 41092 Sevilla, SPAIN

E-mail: terese@imse-cnm.csic.es

SEVENTH FRAMEWORK

Error in Current Mismatch Prediction Standard NMOS transistors 90nm process



Instituto de Microelectrónica de Sevilla Av. Americo Vespucio s/n 41092 Sevilla, SPAIN

Phone: 34-95-4466666 Fax: 34-95-4466600 E-mail: terese@imse-cnm.csic.es



Outline

- Continuous Weak-to-Strong inversion models for mismatch
- Mismatch characterization chip
- Results for 0.35um CMOS
- Results for 90nm CMOS
- Simulating in Cadence-Spectre
- Modelling Pelgrom's Distance Term Efficiently
- Extension of continuous CMOS models to new coming nano-FETs

- Our intention is to create a model of a MOS transistor that fits with the results of the model.
- This model has been implemented in AHDL (Analog Hardware Description Language) and can be used in Simulator Spectre
- The model implementation is based on a current in parallel with a spectre library transistor that emulates the mismatch behavour.



Instituto de Microelectrónica de Sevilla CICA, Av. Reina Mercedes s/n, 41012 Sevilla, SPAIN





Instituto de Microelectrónica de Sevilla CICA, Av. Reina Mercedes s/n, 41012 Sevilla, SPAIN





Instituto de Microelectrónica de Sevilla CICA, Av. Reina Mercedes s/n, 41012 Sevilla, SPAIN



Spectre Mismatch Model Implementation Δ -parameters Generator box obtains the five mismatch parameters using 5 uncorrelated random numbers and data stored on Parameters box I_{DS} $\Delta \, I_{DS}$ x ΔI_{DS} ΔI_S ΔI_{DS} Random Number Δ -parameters Generator Generator Generator $\Delta \theta$ x_5 Standard deviations and correlations ACM Parameters Model θ

Instituto de Microelectrónica de Sevilla CICA, Av. Reina Mercedes s/n, 41012 Sevilla, SPAIN

Phone: 34-95-5056670 Fax: 34-95-5056686 E-mail: bernabe@imse.cnm.es

Large signal parameters



T - 29



T - 31



Instituto de Microelectrónica de Sevilla CICA, Av. Reina Mercedes s/n, 41012 Sevilla, SPAIN





Comparisson between simulated and fitted data for curve 1 and all transistor sizes

Instituto de Microelectrónica de Sevilla CICA, Av. Reina Mercedes s/n, 41012 Sevilla, SPAIN



Outline

- Continuous Weak-to-Strong inversion models for mismatch
- Mismatch characterization chip
- Results for 0.35um CMOS
- Results for 90nm CMOS
- Simulating in Cadence-Spectre
- Modelling Pelgrom's Distance Term Efficiently
- Extension of continuous CMOS models to new coming nano-FETs

Pelgrom JSSC-89

$$\sigma^{2}(\Delta P) = \begin{pmatrix} A_{P}^{2} \\ WL \end{pmatrix} + \begin{pmatrix} S_{P}^{2}D^{2} \\ & & \end{pmatrix}$$

size dependent term
distance independent
(lot of literature) (little literature)



$$\sigma^2(\Delta P) = \frac{A_P^2}{WL} + S_P^2 D^2$$

By analyzing the mathematical derivation



Gradient Component





Generate random numbers A and B P(x, y) = Ax + By + C Generate random numbers A and B

$$P(x, y) = Ax + By + C$$

$$\checkmark$$

$$\Delta P_{grad_{ij}} = A(x_i - x_j) + B(y_i - y_j)$$

Gradient-induced mismatch

Generate random numbers A and B

$$P(x, y) = Ax + By + C$$

Gradient-induced
mismatch
$$\Delta P_{grad_ij} = A(x_i - x_j) + B(y_i - y_j)$$

Statistics
over many
planes
$$\sigma^2(\Delta P_{grad_ij}) = \sigma^2(A)(x_i - x_j)^2 + \sigma^2(B)(y_i - y_j)^2$$

Generate random numbers A and B P(x, y) = Ax + By + C $\Delta P_{grad_ij} = A(x_i - x_j) + B(y_i - y_j)$ Gradient-induced mismatch **Statistics** $\sigma^{2}(\Delta P_{grad_{ij}}) = \sigma^{2}(A)(x_{i} - x_{j})^{2} + \sigma^{2}(B)(y_{i} - y_{j})^{2}$ over many planes $\sigma^{2}(\Delta P_{grad_{ij}}) = \sigma^{2}(A)[(x_{i} - x_{j})^{2} + (y_{i} - y_{j})^{2}] = \sigma^{2}(A)D_{ij}^{2}$

Generate random numbers A and B P(x, y) = Ax + By + C $\Delta P_{grad_{ij}} = A(x_i - x_j) + B(y_i - y_j)$ Gradient-induced mismatch **Statistics** $\sigma^{2}(\Delta P_{grad\ ii}) = \sigma^{2}(A)(x_{i} - x_{i})^{2} + \sigma^{2}(B)(y_{i} - y_{i})^{2}$ over many planes no preferred directions: $\sigma(A) = \sigma(B)$ $\sigma^{2}(\Delta P_{grad_{ij}}) = \sigma^{2}(A)[(x_{i} - x_{j})^{2} + (y_{i} - y_{j})^{2}] = (\sigma^{2}(A)D_{ij}^{2})$ $\sigma^2(\Delta P_{ij}) = \frac{A_P^2}{WL} + \left(S_P^2 D_{ij}^2\right) - \cdots$ $S_P = \sigma(A) = \sigma(B)$

Mismatch Modelling in a CAD Tool



Outline

- Continuous Weak-to-Strong inversion models for mismatch
- Mismatch characterization chip
- Results for 0.35um CMOS
- Results for 90nm CMOS
- Simulating in Cadence-Spectre
- Modelling Pelgrom's Distance Term Efficiently
- Extension of continuous CMOS models to new coming nano-FETs

Motivations: Why?

• New nano devices are rapidly appearing offering new functionality and memory capabilities



17 memristors in a row. The wires in this image are 50nm about 150 atoms, wide. J. J. Yang, HP Labs





OG-CNFET



ZnO-MemoryFET

- Parallely, new circuits and architectures should be devised exploiting new capabilities
- Models are needed to simulate architectures and circuits
- Physical modelling is a slow, complex and sophisticated process
- Fitting new devices to a compact CMOS model has the advantage that circuit simulators are available allowing quick design and simulation of new architectures
- Hybrid nano-CMOS arquitectures can be easily simulated

Instituto de Microelectrónica de Sevilla Av. Americo Vespucio s/n, 41092 Sevilla, SPAIN **NABAB** E-mail: terese@imse-cnm.csic.es











Instituto de Microelectrónica de Sevilla Av. Americo Vespucio s/n, 41092 Sevilla, SPAIN **NABAB** E-mail: terese@imse-cnm.csic.es

CAMBRIDGE



NABAB Nano Devices: OG-CNFET



- OG-CNFET: Optically Gated Carbon Nanotube FET
- P-type Carbon nanotubes single/network coated with photosensitive polymers act as memory devices
- Change in conductance four orders of magnitude upon illumination
- Response to light robust and reversible

Instituto de Microelectrónica de Sevilla Av. Americo Vespucio s/n, 41092 Sevilla, SPAIN **NABAB** E-mail: terese@imse-cnm.csic.es



UNIVERSITY OF CAMBRIDGE

NABAB Nano Devices: NOMFET



- NOMFET: Nano Particle Organic Memory FET Transistor
- Three terminal device
- p^+ common gate/200nm Si0₂/gold source-drain electrodes/interelectrode gap 0.2-20 μ m
- Au nanoparticles deposed on the inter-electrode gap before pentacene deposition
- NPs are afterwards inmobilized using surface chemistry
- Pentacene (organic p-type semiconductor) deposited on top

Instituto de Microelectrónica de Sevilla Av. Americo Vespucio s/n, 41092 Sevilla, SPAIN E-mail: terese@imse-cnm.csic.es



NABAB Nano Devices: ZnO NW memory FETs



• ZnO nanowires dispersed on a Si0₂-coated Si substrate

100nm thick Si0₂

- Drain/source metal electrodes grown by photolitography
- Coated with layer of ferroelectric nanoparticles shifts threshold voltage positively or negatively depending on polarization
- Top gate made easy to change the orientation of polarization completely
- Long retention times

UNIVERSITY OF CAMBRIDGE

• Reversible







Instituto de Microelectrónica de Sevilla Av. Americo Vespucio s/n, 41092 Sevilla, SPAIN **NABAB**

CAMBRIDGE





SEVENTH FRAMEWO

Instituto de Microelectrónica de Sevilla Av. Americo Vespucio s/n, 41092 Sevilla, SPAIN E-mail: terese@imse-cnm.csic.es

UNIVERSITY OF CAMBRIDGE





Instituto de Microelectrónica de Sevilla Av. Americo Vespucio s/n, 41092 Sevilla, SPAIN **NABAB** E-mail: terese@imse-cnm.csic.es

CAMBRIDGE





Instituto de Microelectrónica de Sevilla Av. Americo Vespucio s/n, 41092 Sevilla, SPAIN **NABAB** Instituto de Microelectrónica de Sevilla E-mail: terese@imse-cnm.csic.es

CAMBRIDGE



Conclusions

- We have shown how to extend in a compact manner the continuous EKV/ACM model to model mismatch including 2nd order effects relevant for mismatch.
- The model has been tested on 0.35um and 90nm CMOS technologies.
- We have indicated how one can simulate the model in a conventional circuit simulator.
- We have indicated how to include Pelgrom's Distance Term efficently in a CAD layout-aware mismatch simulator.
- We have shown the potential of the EKV/ACM continuous model to model some of new nano-FET devices.

References

- T. Serrano-Gotarredona and B. Linares-Barranco, "Systematic Width-and-Length Dependent CMOS Transistor Mismatch Characterization and Simulation," *Int. Journal of Analog Integrated Circuits and Signal Processing*, vol. 21, pp. 271-296, December 1999
- T. Serrano-Gotarredona and B. Linares-Barranco, "A New 5-Parameter MOS Transistor Mismatch Model," *IEEE Electron Device Letters*, vol. 21, No. 1, pp. 37-39.January 2000.
- T. Serrano-Gotarredona and B. Linares-Barranco, "CMOS Mismatch Model valid from Weak to Strong Inversion", *Proc. of the 2003 European Solid State Circuits Conference*, (ESSCIRC'03), pp. 627-630, September 2003.
- B. Linares-Barranco and T. Serrano-Gotarredona, "On an Efficient CAD Implementation of the Distance Term in Pelgrom's Mismatch Model," *IEEE Trans. on CAD*, vol. 26, No. 8, pp. 1534-1538, August 2007.
- G. Vicente-Sanchez, J. Velarde-Ramirez, T. Serrano-Gotarredona, and B. Linares-Barranco, "A Weak-to-Strong Mismatch Model for Analog Circuit Design," *Int. Journal of Analog Integrated Circuits and Signal Processing*, 59, pp. 325-340, 2009.
- T. Serrano-Gotarredona, B. Linares-Barranco, G. Agnus, V. Derycke, J.-P. Bourgoin, F. Alibart, D. Vuillaume, J. Sohn, J. Bendall, M. E. Welland, and C. Gamrat, "Fast and compact simulation models for a variety of FET nano devices by the CMOS EKV equations," *Proc. IEEE NANO*, pp. 691 694, 2009.