

# Low Power CMOS Vision Sensor for Gaussian Pyramid Extraction

M. Suárez, V.M. Brea, J. Fernández-Berni, R. Carmona-Galán, D. Cabello, and  
A. Rodríguez-Vázquez *Fellow, IEEE*

## Abstract

This paper introduces a CMOS vision sensor chip in standard 0.18  $\mu\text{m}$  CMOS technology for Gaussian pyramid extraction. The Gaussian pyramid provides computer vision algorithms with scale invariance, which permits to have the same response regardless of the distance of the scene to the camera. The chip comprises  $176 \times 120$  photosensors arranged into  $88 \times 60$  processing elements (PEs). The Gaussian pyramid is generated with a double-Euler switched-capacitor network. Every processing element comprises four photodiodes, one 8-bit single-slope Analog to Digital Converter (ADC), one Correlated Double Sampling (CDS) circuit, and 4 state capacitors with their corresponding switches to implement the double-Euler switched-capacitor network. Every processing element occupies  $44 \times 44 \mu\text{m}^2$ . Measurements from the chip are presented to assess the accuracy of the generated Gaussian pyramid for visual tracking applications. Error levels are below 2% full scale output (FSO), thus making the chip feasible for these applications. Also, energy cost is 26.5 nJ/px at 2.64 Mpx/s, thus outperforming conventional solutions of imager plus microprocessor unit (MPU).

## Keywords

*CMOS Vision Sensors, Gaussian Filters, Image Pyramids, Switched-Capacitor Circuits, Per-Pixel Processing*

---

This work has been funded by ONR N00014-14-1-0355 and Spanish government projects MINECO TEC2015-66878-C3-1-R&TEC2015-66878-C3-3-R, Junta de Andalucía, Proyectos Excelencia- Conv. 2012 TIC 2338, EM2013/038 (FEDER), EM2014/012. The authors kindly acknowledge the Univ. of California for the Software Transfer Agreement UC Case No. 2014-453 and doctor Steffen Gauglitz for his assistance with the software framework to extract metrics for visual tracking.

M. Suárez is with Atomos GmbH, Villingen, Germany. Contact: manuel@atomos.com.

V.M. Brea and D. Cabello are with the Centro Singular de Investigación en Tecnoloxías da Información (CITIUS), University of Santiago de Compostela, SPAIN. Contact: victor.brea@usc.es.

R. Carmona-Galán is with Instituto de Microelectrónica de Sevilla (IMSE-CNM), CSIC, SPAIN.

J. Fernández-Berni and A. Rodríguez-Vázquez are with the University of Seville, SPAIN, and with Instituto de Microelectrónica de Sevilla (IMSE-CNM), CSIC, SPAIN. Contact: angel@imse-cnm.csic.es.

## I. INTRODUCTION

21  
22 The integration of camera systems for vision applications benefits from performing scene  
23 analysis right at the sensor front-end. Such pre-processing may extract scene features and hence  
24 reduce the number of data transmitted off the sensor chip for further processing. This is quite  
25 a relevant characteristic because images contain many spare data, and data transmission and  
26 storage consume significant energy and area. Also, pre-processing and reduced data transmission  
27 result in increased throughput. Actually, pre-processing is smartly implemented in natural vision  
28 systems [1], [2]; a fact that has motivated authors to explore architectures for CMOS imaging  
29 front-ends with per-pixel processing circuitry [3]–[7]. These systems are recently making the  
30 transition from academic proof-of-concept prototypes to industrial products [8].

31 Sensory-processing front-end chips with per-pixel processors operate typically as Single In-  
32 struction Multiple Data (SIMD) processors, namely, all processors run concurrently the same  
33 operation on the data captured by the pixel photosensors, thus accelerating computation. Also,  
34 mixed-signal per-pixel processors provide speed advantages with large energy efficiency [9], [10].  
35 As a result, image sensors with embedded mixed-signal processors emerge as suitable candidates  
36 for the front-end of vision systems with optimum SWaP (Size, Weight and Power) figures and  
37 large throughput. Throughout the paper we will use the term CVIS (CMOS VIsion Sensors) to  
38 refer to image front-end devices with embedded analysis capability and, we will retain the term  
39 CIS (CMOS Image Sensors) for conventional image front-ends conceived to deliver just images.

40 Major points hampering further development of CVIS-SIMD are: i) their outcome may not  
41 be compatible with computer vision software tools, thus limiting their acceptance by system  
42 engineers and integrators; ii) reduced fill-factor when realized in standard 2D technologies; iii)  
43 large pitch, and hence smaller resolution than CIS per given form factor, again in standard  
44 2D technologies. Nevertheless, the loss of resolution and image quality of CVIS-SIMD are  
45 not insurmountable barriers for vision. Nature also teaches lessons in this regard; for instance,  
46 patients with retinitis pigmentosa see with a small fraction of their photoreceptors alive [11],

47 which suggests that large pixel counts may not be a must. Indeed, resolutions as low as  $32 \times 32$   
48 pixels suffice to get the gist of complex scenes [12] and have been demonstrated for indoor elderly  
49 care [13]. Also, commercial sensors with low pixel counts (QCIF:  $176 \times 144$ ) are produced for  
50 machine vision applications [14] and have been demonstrated for adaptive laser welding [15],  
51 among other applications. Also, reduced fill-factor may be overcome with controlled illumination,  
52 as it actually happens in many machine vision applications [16]. Furthermore, many computer  
53 vision algorithms cope with inaccuracies arisen during processing [17], [18], thus easing the use  
54 of mixed-signal CVIS-SIMD. As an example, the chip in [19], that runs the earliest stages for  
55 face detection using the algorithm in [17], tolerates processing errors close to 10%. As shown in  
56 Section IV.D, chip measurements in this paper show that inaccuracies in the Gaussian pyramid  
57 are low enough as not to be a concern for visual tracking.

58 Regarding compatibility with computer vision tools, it can be met by aligning the conception  
59 of CVIS-SIMD to standard computer vision procedures [20]. Particularly, by focusing on the  
60 embedding of pre-processing functions customarily used by computer vision system engineers.  
61 This is actually the case of image pyramids, such as the Gaussian pyramid [21]. Image pyramids  
62 are found at the initial stages of the processing vision chain for a large variety of computer vision  
63 applications and algorithms such as the Scale Invariant Feature Transform (SIFT) and variations  
64 thereof. Their calculation is resource intensive because it involves repetitive operations with the  
65 whole set of image data. As a consequence, the potential benefit of calculating them with CVIS-  
66 SIMDs is huge. CVIS-SIMDs may represent a first step towards embedding complete computer  
67 vision on a single die with vision capabilities into SWaP sensitive systems such as vision-enabled  
68 wireless sensor networks [22] or unmanned aerial vehicles [23].

69 From now on we will use the acronym PE (Processing Element) for the elementary cell of  
70 CVIS-SIMD image front-end chips. This paper reports a  $0.18 \mu\text{m}$  CMOS sensory processing  
71 chip to extract the Gaussian pyramid with per-pixel processing circuitry, ADC and Correlated  
72 Double Sampling (CDS). It contains  $176 \times 120$  3T APSs arranged into  $88 \times 60$  PEs; i.e.

73 four photosensing points per-PE. Gaussian filtering is realized by using a diffusive, double-  
 74 Euler, switched-capacitor grid. The chip operates at 2.64 Mpx/s with an energy consumption of  
 75 26.5 nJ/px (0.6  $\mu$ J/frame), thus outperforming conventional architectures of imager and MPU by  
 76 several orders of magnitude. Measurements show errors below 2% FSO versus Gaussian pyramid  
 77 computed by software [24]; these errors are tolerated by vision applications.

## 78 II. GAUSSIAN PYRAMID EXTRACTION

### 79 A. Basic Concepts

80 The scale-space enables computer vision algorithms to give the same response regardless of  
 81 the distance between camera and object. A common function for scale-space generation is the  
 82 Gaussian filter [25], [26]. The scale-space is a function  $L(x, y, \sigma)$  resultant from the convolution  
 83 of a variable-width Gaussian function with an input image  $I(x, y)$ :

$$L(x, y, \sigma) = \frac{1}{2\pi\sigma^2} e^{-\frac{x^2+y^2}{2\sigma^2}} * I(x, y) \quad (1)$$

84 where  $*$  is the convolution operator,  $\sigma$  is the width of the Gaussian function, and  $x, y$  are the  
 85 spatial coordinates of the image.

86 The Gaussian pyramid, illustrated in Fig. 1, consists of several scale spaces arranged into  
 87 octaves. Starting from the bottom, images within each new octave have all one quarter the  
 88 resolution of those in the previous octave. Subsampling is hence made in the transition from  
 89 each octave to the next one. Regarding images contained within each octave, these images are  
 90 scales obtained through Gaussian filtering with increasing widths. The width of each new scale  
 91 is  $k$  times larger than that of the previous one. The range of scale widths is the same for all  
 92 octaves, namely, from  $\sigma_0$  to  $2\sigma_0$ . The width  $\sigma_0$  is application-dependent, and as such it could be  
 93 selected by the user. Usually three octaves with six scales each suffice [21]. At hardware level,  
 94 the issue is to provide accurate widths  $\sigma_i$  of the Gaussian function.

## 95 *B. Hardware Implementation*

96 The Gaussian function gives the value  $I_{ij}$  of each pixel as the solution of a first-order differential  
 97 equation under the driving force of the values of the four neighboring pixels along the cardinal  
 98 directions, namely,

$$\frac{dI_{i,j}}{dt} = D(I_{i+1,j} + I_{i-1,j} + I_{i,j+1} + I_{i,j-1} - 4I_{i,j}) \quad (2)$$

99 which is actually the continuous-time heat differential equation [27], with  $D$  being the diffusion  
 100 coefficient, usually a constant value common to all the pixels in the image space. In the case of  
 101 the Gaussian pyramid,  $D$  determines the degree of blurring through the expression  $\sigma = \sqrt{2Dt}$ ,  
 102 where variable  $t$  is the time. In our case, pixel values are voltages  $V_{ij}$  held at state capacitors  
 103 of capacitance  $C$ , and pixels are connected to the four neighbors through resistive links with  
 104 resistance  $R$ . In such a case, Eq. (2) transforms into,

$$C \frac{dV_{i,j}}{dt} = \frac{V_{i+1,j} + V_{i-1,j} + V_{i,j+1} + V_{i,j-1} - 4V_{i,j}}{R} \quad (3)$$

105 from where  $D = 1/RC$ , and the filter width  $\sigma_{RC} = \sqrt{2t/RC}$ . Resistance  $R$  can be implemented  
 106 either through CMOS transistors operating in ohmic region, giving rise to RC networks, or through  
 107 switched-capacitor (SC) networks. Fig. 2 illustrates both implementation styles. The former are  
 108 inherently more non-linear than the latter. Also, RC networks need sampling mechanisms to stop  
 109 the transient evolution of the network and thereby set the width [4]. The non-linearity of active  
 110 resistive links and the time uncertainty of sampling mechanisms degrade the accuracy of the  
 111 diffusion process in RC networks. These problems can be overcome by emulating resistive links  
 112 through switched-capacitors, giving rise to the so-called diffusive SC networks.

113 There are many different SC topologies to run Gaussian filters [28]. Fig. 2(b) and 2(c) display  
 114 simple- and double-Euler SC networks in 1D. In both cases an exchange capacitor  $C_E$  is sampled  
 115 by two switches driven by two non-overlapping clock signals  $\phi_1$  and  $\phi_2$  (Fig. 2(d)). The Gaussian

116 pyramid provided by the double-Euler configuration yields better figures of merit than those of  
 117 the simple-Euler SC topology when included in the SIFT algorithm [29]. Hence, the double-Euler  
 118 is the SC network implemented on the CVIS-SIMD presented in this paper.

119 Assuming, as in any SC circuit, that transients associated with the ON resistances of the  
 120 switches are neglected, that all state capacitors have the same capacitance  $C$ , and that  $C_{E1} =$   
 121  $C_{E2} = C_E$ , the equivalent impedance of the double-Euler SC topology is  $R = T_{clk}/nC_E$ , where  
 122  $n$  is the number of clock cycles, and  $T_{clk}$  is the clock period. The resultant  $\sigma_{SC}$ , the Gaussian  
 123 width of the double-Euler SC topology across the number of clock cycles, becomes:

$$\sigma_{SC} = \sqrt{\frac{2nC_E}{C}} \quad (4)$$

124 Eq. (4) can be used to set the Gaussian width by design. However, deviations may be observed  
 125 during fabrication that depend on the actual device employed to implement  $C_E$  and  $C$ . It is hence  
 126 convenient to extract the on-chip  $\sigma_{SC}$  value through measurements. Extracted values might be  
 127 used for calibration if needed. The extraction procedure of on-chip  $\sigma_{SC}$  for our chip will be  
 128 addressed in Section IV-B.

### 129 III. CHIP DESIGN

#### 130 A. Chip Floorplan and Processing Elements

131 The micrograph at the left in Fig. 3 shows the chip floorplan, consisting of a core array of PEs  
 132 surrounded by a split frame buffer. The core array includes  $88 \times 60$  PEs. Each PE comprises:  
 133 *i*) 4 3T-APS pixels - spatial resolution regarding image acquisition is hence  $176 \times 120$ ; *ii*) a  
 134 comparator for in-PE A/D conversion; *iii*) 4 state capacitors, and a CDS circuit, which is also  
 135 used as part of Local Analog Memories (LAMs) to store either the acquired scene or a given  
 136 scale across the Gaussian pyramid, and; *iv*) the double-Euler SC network made up of intra and  
 137 inter-PE switches for NEWS connectivity. The inset at the right of Fig. 3 is a close-up of the  
 138 PEs, where photodiodes and capacitors of the double-Euler diffusion network are visible.

139 Per-PE ADC and per-PE CDS, instead of the conventional per-column approach, increase par-  
 140 allelism. Also, this strategy gets favoured by the re-targetting of the herein proposed architecture  
 141 to vertical technologies, leading to better performance metrics [30], [31]. Circuit sharing through  
 142 the use of the same devices for different functions along time in part compensates for the per-PE  
 143 ADC and CDS area overhead. Larger routing from the per-PE and per-CDS is alleviated by  
 144 laying down the frame buffer that stores the results from the A/D conversion in two halves at  
 145 the top and bottom of the PE array, which in turn diminishes power consumption.

### 146 *B. PE Array Configuration*

147 The PE array changes its configuration according to the function realized by the chip. Fig. 4  
 148 conveys such configurations. The coordinates in the PE array are indicated within brackets. The  
 149 origin of the coordinates is the PE at the top left corner. State capacitors of the double-Euler SC  
 150 network in every octave ( $O_k$ ) are expressed as  $C_{pij_{-}O_k}$ .

151 The input image and the scales in the first octave are stored at state capacitors ( $C_{pij_{-}O_1}$ ). As  
 152 seen in Fig. 4(a) and Fig. 4(b), as there is only one ADC and CDS circuit per 4 pixels and 4 state  
 153 capacitors, image acquisition and scales read-out are performed for 4 cycles. State capacitors are  
 154 shunted across octaves. Fig. 4(c) shows the configuration during the second octave. In this case,  
 155 the state capacitors of a PE are combined into only one to perform downscaling, which leads  
 156 to one-to-one state capacitor per CDS and A/D circuit in the PE array. In the third octave, the  
 157 state capacitors of 4 PEs are merged, and again there is a one-to-one state capacitor per CDS  
 158 and A/D circuit. The read-out of the input image and the 18 scales resultant from 3 octaves and  
 159 6 scales each amounts to 40 A/D conversions of the PE array for the whole Gaussian pyramid.

### 160 *C. Circuit Implementation*

161 Fig. 5 shows a circuit view of the PE with its time diagram. Table I lists the sizes of the  
 162 transistors in Fig. 5. Switches are implemented with NMOS transistors with minimum dimensions.  
 163 Circuit sharing is performed with amplifier  $A1$ , capacitors  $C$  and  $C_{pij}$ . Every 3T-APS pixel has its

164 corresponding capacitor  $C_{pij}$ . This is shown in Fig. 5 with the same gray color. Capacitor  $C$  runs  
 165 CDS and offset-compensation comparison during A/D conversion. Amplifier  $A1$  and capacitors  
 166  $C_{pij}$  are part of LAMs and CDS circuits. The latter are also part of the state capacitors  $C_{pij\_Ok}$   
 167 in the SC network.

168 The gain stages in the PE are double-cascode topologies. Only one amplifier is included for  
 169 CDS and image storing in the LAMs, while two are required in the comparator of the A/D  
 170 converter. The amplifier can be configured in two modes of operation, namely  $IA$  and  $IB$ ,  
 171 shown in Fig. 6(a) and Fig. 6(b), respectively. In both cases the current can be cut off through  
 172 *enable* ports. Switches driven by *enable* ports increase their output impedance close to the end  
 173 of the operating range of the amplifier, increasing the gain too. Configuration  $IB$  consumes up  
 174 to 30% less power than  $IA$  at the cost of a narrower input range by shunting the port *enable\_n*  
 175 to the input voltage  $V_{in}$  (Fig. 6(d)). The bias current of both configurations is set to  $1 \mu\text{A}$  by  $V_{bp}$   
 176 through a wide-swing constant transconductance bias circuit trimmed with an external resistor  
 177 [32], leading to a gain above 60 dB in the voltage range [0.4, 1.3] V with mismatch and Process-  
 178 Voltage-Temperature (PVT) variations (Fig. 6(c) collects nominal simulations). Bode plots are  
 179 shown in Fig. 6(e).

180 *1) Image Acquisition:* The photodiode is an n-well over p-substrate structure in order to  
 181 enhance the spectral response at longer wavelengths. The bias current of the source follower  
 182 of the 3T-APS is set to  $1 \mu\text{A}$  by  $M4$  through a transconductance circuit with an external resistor.  
 183 CDS is included to diminish reset noise and FPN from mismatch [33]. The nominal working  
 184 range for the output voltage of the CDS circuit is defined by amplifier  $A1$  in Fig. 5, namely;  
 185 [0.4, 1.3] V. These are the lower and upper bounds for the voltages at the state capacitors of the  
 186 double-Euler SC network.

187 Fig. 7 shows the CDS topology with its control signals. A similar implementation has been used  
 188 for instance in [34]. For a given pixel  $ij$ , signal  $\phi_{rw\_pij}$  is high during the whole acquisition time.  
 189 Reset and signal voltages for CDS are sampled at time instants  $t_0$  and  $t_1$  with signal  $\phi_{acq}$  high. The



190 CDS output is stored in  $C_{pij}$ , as well as in  $C'_{pij}$  and the four exchange capacitors  $C_E$  connected  
 191 to the node  $n_{ij}$ . Signals  $\phi_{1\_O1\_pij}$  and  $\phi_{1\_pij}$  set the initial values in the exchange capacitors used  
 192 for intra-PE and inter-PE connections in the double-Euler SC network, respectively.

193 The CDS is implemented with amplifier  $A1$  in  $IA$  mode to support a wide input voltage range.  
 194 Enable signal  $\phi_{en\_inv1}$  allows switching off amplifier  $A1$  between the two samples at  $t_0$  and  $t_1$ .  
 195 By assuming large enough gain  $A1$ , the CDS output voltage is given by:

$$V_{outij} = V_{ref} + \frac{C}{C_{pij}} [V_{Pij}(t_0) - V_{Pij}(t_1)] \quad (5)$$

196 where  $V_{ref} = 400$  mV.

197 2) *Local Analog Memories (LAMs)*: The LAMs store both the image after CDS and the scales  
 198 across the Gaussian pyramid. The LAMs are implemented with amplifier  $A1$ , capacitors  $C_{pij}$ ,  
 199 and switches  $\phi_{writep}$ ,  $\phi_{rdm}$  and  $\phi_{write0}$  (see Fig. 5). Scales across the Gaussian pyramid are stored  
 200 and read out in two phases with signal  $\phi_{rw\_pij}$  high and  $\phi_{vref\_cds}$  low. Both phases are shown in  
 201 Fig. 8. During the first phase voltage  $V_{nij} - V_Q$  is held in capacitor  $C_{pij}$  with signal  $\phi_{rdm}$  high,  
 202 and  $\phi_{writep}$  and  $\phi_{write0}$  low. The read-out is performed during the second phase with  $\phi_{rdm}$  low  
 203 and  $\phi_{write0}$  and  $\phi_{writep}$  high, leaving  $V_{outij} = V_{nij}$ , where  $V_{nij}$  is the voltage at node  $n_{ij}$ .

204 3) *Comparison for in-PE ADC*: Our chip embeds an 8-bit single-slope in-PE ADC. Fig. 9  
 205 shows the single-input offset-compensated comparator of the in-PE ADC. Offset-compensation  
 206 makes the comparator less sensitive to manufacturing variability. Switches are implemented with  
 207 NMOS transistors. Their sizes are collected in Table II. Label  $M15$  means the four transistors in  
 208 the NAND gate of the comparator, which is implemented with complementary logic. Amplifier  
 209  $A2$  is configured as  $IA$ , while  $A3$  is in mode  $IB$  to cut power consumption; further decreased  
 210 with the feedback loop between both gain stages. The bottom sampling technique is run with  
 211 different delays between signals ( $Delay1 - Delay3$  in Fig. 9).

212 The comparator works in two phases: reset and comparison. During reset, both the first input  
 213 signal and the quiescent point of the first amplifier in the comparator are sampled. This is done

214 with signals  $\phi_{comp\_rst}$  and  $\phi_{write}$  high. The reset phase ends by setting  $\phi_{comp\_rst}$  and  $\phi_{write}$  low,  
 215 leaving  $V_Q - V_{outij}$  across  $C$ .  $V_{outij}$  can be either the input image with CDS or a given scale of the  
 216 Gaussian pyramid. This voltage is compared to the voltage ramp  $V_{ramp}$  during the comparison  
 217 phase, which starts with  $\phi_{comp}$  and  $\phi_{ramp\_read}$  high, giving Eq. (6) at the output of the second  
 218 gain stage. The static power consumption can be cut during reset with  $\phi_{comp}$  low and  $\phi_{en\_comp}$   
 219 high. The comparator takes a falling ramp as input in the comparison phase with a downfall  $\Delta$   
 220 of signal  $V_{ramp}$  at  $V_{OH} = 1.3$  V to ensure a correct initial state for values of  $V_{outij}$  close to  $V_{dd}$ .

$$V_{out2} = K^2(V_{ramp} - V_{outij}) + V_Q \quad (6)$$

221 The  $V_{outij} - V_{ramp}$  crossing triggers the signal End-of-Conversion ( $EoC$ ) to low, enabling the  
 222 writing of a digital word given by an 8-bit counter into the frame buffer assigned. The end of  
 223 conversion occurs with  $V_{out2}$  low (see Fig. 9 and Eq. (6)), which in turn cuts off current in the  
 224 first gain stage through a positive feedback loop. The feedback loop also reinforces logic levels.  
 225 Voltage and current waveforms in the first amplifier of the comparator ( $V_{out1}$  in Fig. 9) with and  
 226 without feedback loop plotted in Fig. 10(a) confirm this statement. Fig. 10(b) and (c) illustrate  
 227 power savings from the feedback loop for two input voltages, corresponding to ADC output  
 228 codes 250 and 40, close to the lower and upper parts of the falling ramp. Blue and pink lines are  
 229 the currents integrated along the whole ramp in the first and second amplifiers of the comparator.  
 230 The comparator without feedback loop consumes  $1.65 \mu\text{W}$  and  $1.7 \mu\text{W}$  for codes 250 and 40,  
 231 respectively; the feedback loop leads to  $75 \text{ nW}$  and  $1.65 \mu\text{W}$ , resulting in large power savings  
 232 for the largest ADC output codes.

233 *4) Gaussian Pyramid Construction:* Our double-Euler SC network with NEWS connectivity  
 234 yields the Gaussian pyramid. Intra- and inter-PE connections are shown in different gray colors  
 235 in Fig. 5. Fig. 11 gives a complete view of both intra- and inter-PE connections.

236 Downscaling across octaves in the Gaussian pyramid leads to three types of switching blocks  
 237 in the SC network, labeled  $SC_A$ ,  $SC_B$  and  $SC_C$  in Fig. 11, all of them implemented as NMOS

238 transistors with minimum dimensions. In addition, one out of four PEs has a slightly different  
 239 structure from the other three. Such a PE is shaded and marked with  $\beta$  in Fig. 11. PEs of  $\alpha$   
 240 type comprise switching blocks  $SC_A$  and  $SC_B$ . PEs of  $\beta$  type contain switching blocks  $SC_A$   
 241 and  $SC_C$ . The scales are provided by capacitors  $C_{pij_{Ok}}$ .  $C_{pij_{O1}}$  means any of the  $176 \times 120$   
 242 state capacitors in the first octave. Similarly,  $C_{pij_{O2}}$  and  $C_{pij_{O3}}$  mean any state capacitor in the  
 243 second and third octaves, where the resolution is downscaled to  $88 \times 60$  and  $44 \times 30$  pixels,  
 244 respectively. Fig. 12 summarizes the states of the control signals across the Gaussian pyramid.

245 State capacitors  $C_{pij_{O1}}$  in the first octave are the combination of MiM structures of M5-M6  
 246 metal layers  $C_{pij}$  with capacitors realized with transistors  $C'_{pij}$  in order to keep dynamic errors  
 247 low, leading to  $C_{pij_{O1}} = 330$  fF. Capacitors  $C'_{pij}$  are isolated from the SC network during LAMs  
 248 read-out through signal  $\phi_{read\_net}$ , leaving  $C_{pij} = 200$  fF for these functions (see Fig. 5). Exchange  
 249 capacitors in the first octave are set to  $C_E = 38.5$  fF and realized with transistors. According  
 250 to Eq. (4), the state to exchange capacitors ratio yields  $\sigma_{SC_{O1}} = 0.48\sqrt{n}$  for the scales in the  
 251 first octave, with  $n$  being the number of clock cycles. Such scales are built with blocks  $SC_A$ ,  
 252  $SC_B$  and  $SC_C$ . Blocks  $SC_A$  run the two terms of the Gaussian kernel with NEWS connectivity  
 253 through the switches that connect state capacitors within a given PE. The other two terms of  
 254 the Gaussian kernel are executed with blocks  $SC_B$  or  $SC_C$ , correspondingly providing inter-PE  
 255 connectivity of a given state capacitor with its neighbors. As an example, and as seen in Fig.  
 256 5, the state capacitor which results from merging  $C_{pij}$  with  $C'_{pij}$  into  $C_{pij_{O1}}$  within the the first  
 257 octave is connected to its eastern and southern neighbors through  $SC_A$  within the PE, while their  
 258 northern and western connections comprise blocks  $SC_B$  in PEs of  $\alpha$  type, and blocks  $SC_C$  in  
 259 PEs of  $\beta$  type. Finally, signals  $\phi_1$  and  $\phi_2$  in the basic cell of the double-Euler SC network of  
 260 Fig. 2 are implemented with signals  $\phi_{1_{O1\_pij}}$  and  $\phi_{2_{O1}}$  in blocks  $SC_A$ ,  $\phi_{1\_pij}$  and  $\phi_{2_{O1O2}}$  in  
 261 blocks  $SC_B$ , and  $\phi'_{1\_pij}$  and  $\phi'_{2_{O1O2}}$  in  $SC_C$ .  $\phi_{1_{O1\_pij}}$ ,  $\phi_{1\_pij}$  and  $\phi'_{1\_pij}$  are turn on to initialize  
 262  $C_E$  and  $C'_{pij}$  capacitors during image acquisition through CDS in every PE with signal  $\phi_{read\_net}$   
 263 high, as seen in Fig. 5 and Fig. 7.

264 The 1/4 downscaling from the first to the second octave occurs by shunting the four state  
 265 capacitors  $C_{pij\_O1}$  of the first octave with the 8 intra-PE exchange capacitors  $C_E$ , giving rise to  
 266 larger state capacitors throughout the second octave as  $C_{pij\_O2} = 4C_{pij\_O1} + 8C_E$  for a given PE.  
 267 In so doing, signals  $\phi_{1\_O1\_pij}$  and  $\phi_{2\_O1}$  in blocks  $SC_A$  are always high in the second octave.  
 268 Signals  $\phi_{rw\_pij}$ ,  $\phi_{rw\_pij+1}$ ,  $\phi_{rw\_pi+1j}$ , and  $\phi_{rw\_pi+1j+1}$  are also high to shunt capacitors  $C_{pij}$  in the  
 269 PE (see Fig. 5). Signals  $\phi_1$  and  $\phi_2$  in the basic cell of the double-Euler SC network of Fig. 2  
 270 are now given by the pairs  $\phi_{1\_pij}$  and  $\phi_{2\_O1O2}$ , and  $\phi'_{1\_pij}$  and  $\phi'_{2\_O1O2}$  in blocks  $SC_B$  and  $SC_C$ ,  
 271 respectively. Signals  $\phi_{1\_pij}$  and  $\phi'_{1\_pij}$  are used to initialize exchange capacitors for the second  
 272 octave with blocks  $SC_B$  and  $SC_C$ . Also, as seen in Fig. 11, the NEWS connectivity for PEs of  
 273  $\alpha$  type is given by two  $SC_B$  blocks along each direction. Similarly, two  $SC_C$  blocks along each  
 274 cardinal direction are used for PEs of  $\beta$  type. This means that now the exchange capacitors for  
 275 the second octave become  $2C_E$ . All in all leads to  $\sigma_{SC\_O2} = 0.23\sqrt{n}$ .

276 Finally, the 1/4 downscaling from the second to the third octave is carried out in two phases.  
 277 During the first step the four state capacitors  $C_{pij\_O2}$  of 4 PEs are shunted together through signals  
 278  $\phi_{1\_pij}$  and  $\phi_{2\_O1O2}$  high in blocks  $SC_B$ . Subsequently, these signals turn low, disconnecting PEs  
 279 of  $\beta$  type from those of  $\alpha$  type in every group of 4 PEs. As a consequence, the scales in the third  
 280 octave are performed among PEs of  $\beta$  type through blocks  $SC_C$ , where  $\phi'_{1\_pij}$  and  $\phi_{2\_O3}$  play  
 281 the role of control signals  $\phi_1$  and  $\phi_2$  in the basic cell of the double-Euler SC network of Fig. 2.  
 282 Initialization of state capacitors is carried out with  $\phi'_{2\_O1O2}$  high. In this scheme, both exchange  
 283 and state capacitors remain the same as in the second octave, so that  $\sigma_{SC\_O3} = \sigma_{SC\_O2}$ .

#### 284 *D. Peripheral Circuits*

285 *1) Gaussian Pyramid Read-Out:* The Gaussian pyramid is read out through two frame buffers  
 286 laid down at the top and bottom of the PE array, and labeled '1/2 frame buffer' in Fig. 3. Every  
 287 register bank is assigned to the corresponding half of the PE array. The frame buffer split in two  
 288 halves diminishes routing area.

289 Fig. 13(a) shows the 1/2 frame buffer. Every PE has two 8-bit registers assigned in the frame  
290 buffer, allowing the read-out and A/D conversion of two pixels at the same time. Such registers  
291 are named *A* and *B* in Fig. 13(b). Every frame buffer of the half PE array of 88 columns and  
292 30 rows comprises 352 columns and 15 rows of registers. The 60 registers of a column of 30  
293 PEs are placed in 4 columns of 15 rows each with the sequence *ABAB...* of Fig. 13(b). As an  
294 example of read-out procedure, for the first column of PEs of the bottom half array- PEs across  
295 the 30th to the 59th row- the PEs from the 30th to the 44th row are A/D converted in column 0  
296 in the register bank, while the PEs from the 45th to the 59th row are A/D converted in column  
297 2 (both of them in reg. *A* in Fig. 13(b)). At the same time, the data converted in the previous  
298 cycle are read out of the chip in columns 1,3... (reg. *B* in Fig. 13(b)). Signal *Reg\_select* allows  
299 selecting one of the two 8-bit registers, either *A* or *B*, yielding the A/D conversion. Finally, the  
300 4-bit and a 9-bit row and column decoders are NOR MOS decoders with pull-up transistors.

301 The signal *EoC* from the in-PE comparator enables writing of the digital word generated by  
302 a global counter into the registers, which are implemented with an NMOS transistor at the input  
303 and a PMOS transistor in their feedback loop (Fig. 13(c)). The 8-bit register of a word includes  
304 a tristate at the output as showed in Fig. 13. The row decoder enables these tristates in a full  
305 row and all write the stored word in a per column vertical bus. Another tristate placed at the end  
306 of each column selects the column that must be read. The column tristate writes the data in the  
307 bus that drives the digital word to a buffer. This buffer reinforces and drives the 8-bit word to  
308 the output paths *digou* and *digod* (Digital Output Up/Down).

309 2) *Analog Ramp and Voltage Bias Generation*: The analog ramp for the 8-bit single-slope  
310 A/D converter is produced with an 8-bit current steering D/A converter [35]. The D/A converter  
311 is laid down at the left of the PE array in Fig. 3. The unity current for the D/A converter is  
312 set to 2  $\mu\text{A}$ . The current from the D/A is converted to voltage in an external resistor. The D/A  
313 also comprises a 5-bit current steering to set up the offset of the ramp. Finally, the bias voltage  
314 generators of the gain amplifiers in the PE are implemented with wide swing transconductance

315 amplifiers included on the left side of the die, within the block labeled 'Ana. Ramp' in Fig. 3.

#### 316 IV. EXPERIMENTAL RESULTS

##### 317 A. Camera Module Prototype

318 Fig. 14 shows a camera module prototype composed of three interconnected boards. The first  
 319 of them (carrier board) hosts the sensor chip (FPGP). The second board encloses an FPGA DEO-  
 320 nano [36] to control the chip. The last one is a microPC (Raspberry Pi [37]) for visualization  
 321 purposes. The optics is a C-mount type 35mm@f1/4 lens. The system is powered to 5 V through  
 322 a plug *Jack/μUSB* type.

##### 323 B. On-Chip Gaussian Pyramid

324 The chip operation depends on the value of the emulated Gaussian filter width,  $\sigma_{SC}$ . This is  
 325 set during design through capacitors  $C$  and  $C_E$  with Eq. (4), where  $n$  stands for the number of  
 326 clock cycles. Nevertheless,  $\sigma_{SC}$  may change during physical realization. Fig. 15 displays changes  
 327 measured from the chip. The black line shows the designed  $\sigma_{SC}$  as a function of the number of  
 328 clock cycles  $n$ . The blue line shows the  $\sigma_{SC}$  values of the scale-space extracted by iteratively  
 329 comparing the outcome of the chip across the number of cycles  $n$  to an ideal scale-space  $L(x, y, \sigma)$   
 330 on the image acquired by the chip through RMSE minimization. The red line is a polynomial  
 331 fitted to the measured values. This experimental curve fits Eq. (4) by using exchange capacitor  
 332 values of  $C_E \approx 28$  fF and  $C_E \approx 26.5$  fF for the first and second octaves, instead of the designed  
 333 ones, i.e.  $C_E = 38.5$  fF, due to tolerances and parasitics, which do not destroy chip functionality.  
 334 It should be noted that both the exchange capacitors  $C_E$ , and part of the state capacitors  $C'_{pij}$   
 335 are implemented with transistors, while part of the state capacitors  $C_{pij}$  are MiM devices (see  
 336 Fig. 5). Deviations among the experimental scales and scales designed with Eq. (4) are below  
 337 1% of the full scale, as it is illustrated by the right vertical axis in Fig. 15, where it is seen that  
 338 the RMSE saturates around 2.5 in a scale of 255 (1% of FSO). Finally, Fig. 16 further illustrates

339 the outcome of Gaussian filters realized by the chip by showing different scales obtained within  
340 the first octave.

### 341 *C. Implementation Comparison*

342 The chip generates a Gaussian pyramid of 3 octaves with 6 scales each in 8 ms. Time required  
343 for A/D conversion is included in this number. Thus, the chip can provide 125 digitally-encoded  
344 pyramids per second. Data conversion takes  $200 \mu\text{s}$  per conversion and the clock cycle for the  
345 double Euler SC network is 150 ns. Relative energy consumption and throughput of our chip are  
346  $26.5 \text{ nJ/px}$  at  $2.64 \text{ Mpx/s}$ .

347 Table III compares these metrics versus those provided by systems where Gaussian pyramids  
348 are obtained through digital signal processing following sensor read-out. Since some of these  
349 systems do not embed image sensors, energy for conventional CMOS imagers [38] scaled to the  
350 image resolution of the corresponding processor have been added for proper comparison.

351 Energy data in Table III do not include external memory accesses as they largely depend on the  
352 camera system. Their forecast would hence be inaccurate, and similar for all the Gaussian pyramid  
353 sensory-processing subsystems, including ours. Our chip is up to four orders of magnitude better  
354 than conventional and low-power MPUs in computer performance (Mpx/J), while the throughput  
355 is similar to that of the most efficient competitor.

356 Table IV further illustrates the performance of the chip versus other highly efficient sensory-  
357 processing CVIS chips with per-pixel circuitry. The chip in [6] performs 2D optic flow estimation.  
358 The PE array evaluates temporal contrast change by subtracting two frames whose gains are  
359 set by a programmable gain amplifier. The chip in [42] runs  $3 \times 3$  convolutions. The chip in  
360 [43] performs general purpose low-level image processing. Finally, the chip in [44] performs  
361 background subtraction. These functions are simpler than the generation of a Gaussian pyramid  
362 with 3-octaves@6-scales performed by the herein reported chip.

363 Still, the chips in [42] and [43] might compute Gaussian filters, as these are weighted con-  
364 volutions. The metrics in Table IV correspond to isolated pairs of convolutions as Roberts or

365 Prewitt edge detectors, and to real-time edge detection at 25 fps, respectively. The evaluation of  
 366 the Gaussian pyramid with these chips would certainly give different metric values, and it would  
 367 require additional hardware to switch between octaves. The chip in [44] performs background  
 368 subtraction with two digitally-programmable switched-capacitor low-pass filters per pixel. The  
 369 energy overhead on our chip when compared to the chips in Table IV is partly explained by the  
 370 higher complexity of the function that it runs. Differences in fill-factor and pixel pitch are also  
 371 due to the larger complexity of our PE. Particularly, our chip and that in [6] embed an 8-bit  
 372 single-slope A/D converter. Nevertheless, while [6] follows a per-column ADC architecture, our  
 373 chip follows a per-pixel one to achieve full parallelism and hence large speed.

#### 374 *D. Application Assessment*

375 The accuracy of the on-chip Gaussian pyramid has been assessed by incorporating hardware  
 376 errors into the interactive tool reported in [45]. This tool employs the SIFT feature detector to  
 377 perform visual tracking of six 2D textures on VGA-resolution videos. Visual tracking metrics  
 378 are calculated along the application of homography, defined as the matrix that captures the  
 379 transformation of the 2D textures from one frame to the next one; e.g. rotation.

380 Repeatability ( $RP$ ) is the metric that we have calculated to assess the quality of visual tracking  
 381 with the on-chip Gaussian pyramid [45]. As defined in [45], and formulated in Eq. (7), below,  
 382  $RP$  is the set of interest points  $S_{j-1}$  and  $S_{j-2}$  at frames  $j-1$  and  $j-2$  such that the geometrical  
 383 distance between them after applying the corresponding homographies ( $H_{j-1}$  and  $H_{j-2}$ ) from  
 384 frames  $j-1$  and  $j-2$  to frame  $j$  are below a certain threshold normalized to the total number  
 385 of interest points  $S_{j-1}$  or  $S_{j-2}$ .  $RP$  gives an estimate of the percentage of interest points whose  
 386 allocation in successive frames is successfully forecast with the extracted homography.

$$387 \quad RP = \frac{|(x_a \in S_{j-2}, x_b \in S_{j-1})| | |H_{j-2} \cdot x_a - H_{j-1} \cdot x_b| | < \epsilon}{|S_{j-1}|} \quad (7)$$

387 The RMSE values measured from the chip have been expressed as per-pixel local errors by



388 finding the standard deviation of the normal distribution which corresponds to the given RMSE  
389 level. The normal distribution conveys the variability from chip manufacturing. These errors have  
390 been added to every scale of the Gaussian pyramid. Fig. 17 displays  $RP$  vs RMSE for RMSE of  
391 0%, 1%, 2.5% and 5%. Our on-chip RMSE levels are below 1.2% of FSO.  $RP$  is the average of  
392 the aforementioned six 2D textures throughout all the frames of the corresponding videos with  
393 three different image transformations, namely, rotation, zoom and perspective distortion. The error  
394 bars, calculated as the standard deviation throughout the averaged data, reports RP degradations  
395 which are tolerable for most applications. In fact, as reported in [45], the temporal distance  
396 between consecutive frames has a larger impact on  $RP$ . In this regards, the large Gaussian  
397 pyramid calculation throughput of our chip becomes an important asset as it enables to reduce  
398 the baseline distance between consecutive frames.

## 399 V. CONCLUSION

400 This paper presents a proof-of-concept CVIS of  $176 \times 120$  pixels for the parallel computation  
401 of the Gaussian pyramid with a double-Euler SC networks. Cutting PE area through smaller  
402 state capacitors of the SC network might be the most straightforward way to upscale our  
403 architecture while keeping performance metrics. Eventually, a given resolution could not be met  
404 with a double-Euler SC network. In that case, resorting to a simple-Euler network might be a  
405 solution if the loss of accuracy is affordable for the targeted application framework. Measurements  
406 from our chip demonstrate that sensory-processing architectures with per-pixel mixed-signal  
407 processors outperform conventional architectures consisting of an imager and an MPU in terms  
408 of both energy consumption and throughput. Our results also show that unavoidable errors of  
409 the analog circuitry do not result into unfeasible Gaussian pyramids as it has been verified by  
410 visual tracking metrics with a publicly available image dataset. The main limitations posed by  
411 the type of SIMD-CVIS reported in this paper are direct consequences of the use of per-pixel  
412 circuitry and standard, planar technologies, namely: i) enlarged pixel pitch; and ii) reduced fill-  
413 factors. The former might constrain the use of this type of chips to applications where the object

414 of interest is at a short distance to the camera. The latter calls mainly for applications with  
415 controlled illumination conditions. However, these limitations can be overcome by re-targetting  
416 our architecture into 3D vertically-integrated technologies, a task for which the circuits and  
417 methods reported in this paper can be re-used.

## REFERENCES

418

- 419 [1] B. Roska and F. Werblin, "Vertical Interactions Across Ten Parallel, Stacked Representations in the Mammalian Retina,"  
420 *Nature*, 410, pp. 583-587, 2001.
- 421 [2] T. Gollisch and M. Meister, "Eye Smarter than Scientists Believed: Neural Computations in Circuits of the Retina", *Neuron*  
422 *Review*, vol. 65, pp. 150-164, January 2010.
- 423 [3] C.L. Lee and C.C. Hsieh, "A 0.8-V 4096-Pixel CMOS Sense-and-Stimulus Imager for Retinal Prosthesis," *IEEE Transactions*  
424 *on Electron Devices*, vol. 60, no. 3, 1162-1168, 2013.
- 425 [4] J. Fernández-Berni et al., "FLIP-Q: A QCIF Resolution Focal-Plane Array for Low-Power Image Processing," *IEEE Journal*  
426 *of Solid-State Circuits*, vol. 46, no. 3, pp. 669-680, March 2011.
- 427 [5] S.J. Carey et al., "A 100,000 fps Vision Sensor with Embedded 535GOPS/W 256 x 256 SIMD Processor Array," *2013*  
428 *Symposium on VLSI Circuits (VLSIC)*, pp. C182-C183, 2013.
- 429 [6] S. Park et al., "243.3 pJ/Pixel Bio-Inspired Time-Stamp-Based 2D Optic Flow Sensor for Artificial Compound Eyes," *2014*  
430 *IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC)*, pp. 126-127, 2014.
- 431 [7] A. Rodríguez-Vázquez et al., "ACE16k: The Third Generation of Mixed-Signal SIMD-CNN ACE Chips Toward VSoCs",  
432 *IEEE Transactions on Circuits and Systems-I*, vol. 51, no. 5, pp. 851-863, May 2004.
- 433 [8] Anafocus Ltd. [Online]. Available. <http://www.anafocus.com>.
- 434 [9] R. Carmona-Galán et al., "A Hierarchical Vision Processing Architecture Oriented to 3D Integration of Smart Camera  
435 Chips," *Journal of Systems Architecture*, vol. 59, no. 10, Part A, pp. 908-919, 2013.
- 436 [10] T. Roska and A. Rodríguez-Vázquez, "Towards the Analogic Visual Microprocessor", ISBN: 0-471-95606-6, John Wiley  
437 & Sons, Chichester, 2001.
- 438 [11] V. Busskamp and B. Roska, "Optogenetic Approaches to Restoring Visual Function in Retinitis Pigmentosa", *Current*  
439 *Opinion in Neurobiology*, vol. 21, pp. 942-946, 2011.
- 440 [12] A. Torralba, "How Many Pixels Make an Image?", *Visual Neuroscience*, vol. 26, n. 01, pp. 123-131.
- 441 [13] M. Eldib, "Behavior Analysis for Elderly Care Using a Network of Low-Resolution Visual Sensors", *Journal of Electronic*  
442 *Imaging*, vol. 25, no. 4, pp. 041003-041003, 2016.
- 443 [14] Toshiba-Teli. <http://www.toshiba-teli.co.jp/en/products/industrial/sps/sps.htm>.
- 444 [15] A. Blug et al., "Closed-Loop Control of Laser Power Using the Full Penetration Hole Image Feature in Aluminum Welding  
445 Processes", *Physics Procedia*, vol. 12, pp. 720-729, 2011.
- 446 [16] E.R. Davies, "Machine Vision: Theory, Algorithms, Practicalities", Elsevier, 2004.
- 447 [17] P. Viola and M.J.A. Jones, "Robust Real-Time Face Detection," *International Journal of Computer Vision*, vol. 57, no. 2,  
448 pp. 137-154, 2004.

- 449 [18] T. Tuytelaars and K. Mikolajczyk. "Local invariant feature detectors: a survey," *Foundations and Trends in Computer*  
450 *Graphics and Vision*, vol. 3, no. 3 pp. 177-280, 2008.
- 451 [19] J. Fernández-Berni et al., "Bottom-up performance analysis of focal-plane mixed-signal hardware for Viola-Jones early  
452 vision tasks," *International Journal of Circuit Theory and Applications*, vol. 43, no. 8, pp. 1063-1079, 2015.
- 453 [20] Á. Zarándy, "Focal-Plane Sensor-Processor Chip," Springer: Berlin, Germany, 2011.
- 454 [21] D. Lowe, "Distinctive Image Features from Scale-Invariant Keypoints," *International Journal of Computer Vision*, vol.  
455 60(2): 91-110, 2004.
- 456 [22] J. Fernández-Berni, R. Carmona-Galán, and A. Rodríguez-Vázquez, "Low-Power Smart Imagers for Vision-Enabled Sensor  
457 Networks," Springer Science & Business Media, 2012.
- 458 [23] M. Nathan et al. "The Grasp Multiple Micro-UAV Testbed," *IEEE Robotics & Automation Magazine*, vol. 17, no. 3, pp.  
459 56-65, 2010.
- 460 [24] M. Suárez et al., "A 26.5 nJ/px 2.64 Mpx/s CMOS Vision Sensor for Gaussian Pyramid Extraction," *European Solid State*  
461 *Circuits Conference (ESSCIRC) ESSCIRC 2014-40th*, pp. 311-314, 2014.
- 462 [25] Jan J. Koenderink and A.J. van Doorn, "Representation of Local Geometry in the Visual System," *Biological Cybernetics*,  
463 vol. 50, no.5, pp. 363-370, 1984.
- 464 [26] T. Lindeberg, "Scale-Space for Discrete Signals," *IEEE Transactions on Pattern Analysis and Machine Intelligence*, vol.  
465 12, no. 3, pp. 234-254, Mar. 1990.
- 466 [27] P. Geissler, H. Haussecker, and B. Jähne. "Handbook of Computer Vision and Applications," Vol. 2, *Signal Processing*  
467 *and Pattern Recognition*. Academic Press, 1999.
- 468 [28] C.B. Umminger and C.G. Sodini. "Switched Capacitor Networks for Focal Plane Image Processing Systems," *IEEE*  
469 *Transactions on Circuits and Systems for Video Technology*, vol. 2, no. 4, pp. 392-400, 1992.
- 470 [29] M. Suárez et al., "Switched-Capacitor Networks for Scale-Space Generation," *2011 20th European Conference on Circuit*  
471 *Theory and Design (ECCTD)*, pp.189-192, August 29-31, 2011.
- 472 [30] M. Suárez et al., "CMOS-3D Smart Imager Architectures for Feature Detection," *IEEE Journal on Emerging and Selected*  
473 *Topics in Circuits and Systems*, vol. 2, no. 4, pp. 723-736, Dec. 2012.
- 474 [31] M. Suárez et al., "Three Dimensional CMOS Image Processor for Feature Detection," Patent No.: US 8,942,481 B2, Jan.  
475 27, 2015.
- 476 [32] David A. Johns and Ken Martin, "Analog Integrated Circuit Design", John Wiley & Sons. Inc., 1997.
- 477 [33] A. El Gammal and H. Eltoukhy, "CMOS Image Sensors", *IEEE Circuits and Devices Magazine*, pp. 6-20, May/June 2005.
- 478 [34] Y.M. Chi et al., "CMOS Camera with In-Pixel Temporal Change Detection and ADC," *IEEE Journal of Solid-State Circuits*,  
479 vol. 42, no. 10, pp. 2187-2196, Oct. 2007.
- 480 [35] M. Suárez et al., "In-Pixel ADC for a Vision Architecture on CMOS-3D Technology," *2010 IEEE International 3D Systems*

- 481 *Integration Conference (3DIC)*, pp. 1-7, 16-18 Nov. 2010.
- 482 [36] Terasic. [Online]. Available. <http://www.terasic.com.tw/>.
- 483 [37] Raspberry. [Online]. Available. <http://www.raspberrypi.org/>.
- 484 [38] Omnivision. [Online]. Available. <http://www.ovt.com/>.
- 485 [39] M. Murphy et al., "Image Feature Extraction for Mobile Processors". *2009 IEEE International Symposium on Workload*  
486 *Characterization*, pp. 138-147, 2009.
- 487 [40] Feng-Cheng Huang et al., "High-Performance SIFT Hardware Accelerator for Real-Time Image Feature Extraction," *IEEE*  
488 *Transactions on Circuits and Systems for Video Technology*, vol. 22, no. 2, pp. 340-351, March 2012.
- 489 [41] G. Wang et al., "Workload Analysis and Efficient OpenCL-based Implementation of SIFT Algorithm on a Smartphone,"  
490 *2013 IEEE Global Conference on Signal and Information Processing*, pp. 759-762, 2013.
- 491 [42] W. Jendernalik et al., "An Analog Sub-Miliwatt CMOS Image Sensor with Pixel-Level Convolution Processing," *IEEE*  
492 *Transactions on Circuits and Systems-I: Regular Papers*, vol. 60, no. 2, pp. 279-289, 2013.
- 493 [43] P. Dudek and P.J. Hicks, "A General-Purpose Processor-per-Pixel Analog SIMD Vision Chip, *IEEE Transactions on*  
494 *Circuits and Systems-I*, vol. 52, no. 1, pp. 13-20, January 2005.
- 495 [44] N. Cottini et al., "A 33  $\mu$ W 64  $\times$  64 Pixel Vision Sensor Embedding Robust Dynamic Background Subtraction for Event  
496 Detection and Scene Interpretation," *IEEE Journal of Solid-State Circuits*, vol. 48, no. 3, pp. 850-863, March 2013.
- 497 [45] S. Gauglitz et al., "Evaluation of Interest Point Detectors and Feature Descriptors for Visual Tracking," *Int. J. of Computer*  
498 *Vision*, vol. 94, pp. 335-360, 2011.



499 **M. Suárez** graduated in Physics in 2008 and received the Ph.D. in 2015 in the field of machine vision  
500 systems at the University of Santiago de Compostela, Spain. The research was done at Centro Singular  
501 de Investigación en Tecnologías da Información (CiTIUS) in collaboration with the Institute of Microelec-  
502 tronics of Seville (IMSE-CNM-CSIC, Spain) through several stays along the PhD. He is the first inventor  
503 of an USPTO patent and received the 3rd Best Student Paper award at ECCTD 2013. Currently, he works  
504 as analog designer for Atomos GmbH in Germany.



505 **V.M.Brea** received his PhD in Physics in 2003 with honors. Dr. Brea has served in technical and steering  
506 committees of international conferences as ICDSC and CNNA. He has been awarded with the best and  
507 the third best student papers at ECCTD 2003 and ECCTD 2013, respectively. He has authored/coauthored  
508 around 100 papers in refereed journals, conferences and workshops. Currently he is an Associate Professor  
509 at Centro Singular de Investigación en Tecnoloxías da Información (CiTIUS), University of Santiago de  
510 Compostela, Spain. His main research interests lie in the design of hardware architectures and CMOS solutions for computer  
511 vision, especially in early vision, as well as micro-energy harvesting.



512 **J. Fernández-Berni** received a B. Eng. degree in Electronics and Telecommunication in September 2004,  
513 a M.Sc. degree in Microelectronics in December 2008 and his Ph.D. in June 2011 with honors, from  
514 the University of Seville, Spain. From January 2005 through September 2006, he was working in the  
515 Telecommunication Industry. He has been a visiting researcher at the Computer and Automation Research  
516 Institute (Budapest, Hungary), Ghent University (Ghent, Belgium) and the University of Notre-Dame (IN,  
517 USA). Dr. Fernández-Berni has authored/co-authored some 50 papers in refereed journals, conferences and workshops. He is also  
518 the first author of a book and two book chapters as well as the first inventor of two licensed patents. He received the Best Paper  
519 Award in "Image Sensors and Imaging Systems, SPIE Electronic Imaging 2014, San Francisco CA, USA" and the Third Prize  
520 of the Student Paper Award in "IEEE CNNA 2010: 12th Int. Workshop on Cellular Nanoscale Networks and their Applications,  
521 Berkeley CA, USA". His main areas of interest are smart image sensors, vision chips and embedded vision systems.



522 **R. Carmona-Galán (M'04)(SM'16)** graduated in Physics and got a Ph.D. in Microelectronics from the  
523 University of Seville, Spain. He worked as a Research Assistant at Prof. Chua's laboratory in the EECS  
524 Department of the University of California, Berkeley. He has been Assistant Professor of the Department  
525 of Electronics of the University of Seville. Since 2005, he is a Tenured Scientist at the Institute of  
526 Microelectronics of Seville (IMSE-CNM-CSIC). His main research focus has been on VLSI implementation  
527 of concurrent sensor/processor arrays for real time image processing and vision. He also held a Postdoc at the University of  
528 Notre Dame, Indiana (2006 - 2007), where he worked in interfaces for CMOS compatible nanostructures for multispectral light  
529 sensing. He has collaborated with start-up companies in Seville (Anafocus) and Berkeley (Eutecus). He has designed several  
530 vision chips implementing different focal plane operators for early vision processing. His current research interests lie in the  
531 design of low-power smart image sensors and 3-D integrated circuits for autonomous vision systems. He has coauthored more  
532 than 120 journal and conference papers and a book on low-power vision sensors for vision-enabled sensor networks. He is  
533 co-inventor of several patents. Ricardo Carmona-Galán is a Senior Member of the IEEE. He has been associate editor for IEEE  
534 TCAS-I and now is for Springer's Journal on Real-Time Image Processing. He got a Certificate of Teaching Excellence from  
535 the University of Seville. Very recently, he received the Best Paper Award of the IEEE-CASS Technical Committee on Sensory  
536 Systems at ISCAS 2015, together with Dr. Vornicu and Prof. Rodríguez-Vázquez.



537 **D. Cabello (M'96)** received the BSc and PhD degrees in Physics from the University of Granada, Granada,  
538 Spain, and the University of Santiago de Compostela, Santiago de Compostela, Spain, in 1978 and 1984,  
539 respectively. Currently, he is a Professor of Electronics at Centro Singular de Investigación en Tecnoloxías  
540 da Información (CiTIUS), University of Santiago de Compostela, Spain. He has been the Dean in the  
541 Faculty of Physics between 1997 and 2002, and the Head of the Department of Electronics and Computer  
542 Science between 2002 and 2006, both in the University of Santiago de Compostela. His main research interests lie in the design  
543 of efficient architectures and CMOS solutions for computer vision, especially in early vision.



544 **Ángel Rodríguez-Vázquez (F'96)** (IEEE Fellow, 1999) received undergraduate and PhD degrees in  
545 Physics-Electronics with several national and international awards, including an IEEE award. After different  
546 research stays in University of California-Berkeley and Texas A&M University he became a Full Professor  
547 of Electronics at the University of Sevilla in 1995. He co-founded the Institute of Microelectronics of  
548 Sevilla, under the umbrella of the Spanish Council Research (CSIC) and the University of Sevilla and  
549 started a research group on Analog and Mixed-Signal Circuits for Sensors and Communications. In 2001 he was the main  
550 promotor and co-founder of the start-up company AnaFocus Ltd and served as CEO, on leave from the University, until June 2009,  
551 when the company reached maturity as a worldwide provider of smart CMOS imagers and vision systems-on-chip. His research  
552 is on the design of analog and mixed-signal front-ends for sensing and communication, including smart imagers, vision chips  
553 and low-power sensory-processing microsystems. He has authored 11 books, 36 additional book chapters, and some 150 journal  
554 articles in peer-review specialized publications. He has presented invited plenary lectures at different international conferences  
555 and has received a number of awards for his research (the IEEE Guillemin-Cauer best paper award, two Wiley s IJCTA best  
556 paper awards, two IEEE ECCTD best paper award, one SPIE-IST Electronic Imaging best paper award, the IEEE ISCAS best  
557 demo-paper award and the IEEE ICECS best demo-paper award). He was elected Fellow of the IEEE for his contributions to the  
558 design of chaos-based communication chips and neuro-fuzzy chips. His research work got some 6,700 citations;he has an h-index  
559 of 43 and an i10-index of 133. He has always been looking for the balance between long-term research and innovative industrial  
560 developments. AnaFocus Ltd. was founded on the basis of his patents on vision chips and he participated in the foundation of  
561 the Hungarian start-up company AnaLogic Ltd. He has Eight Patents filed, three of which have been licensed to companies.  
562 He has served as Editor, Associate Editor and Guest Editor for different IEEE and non-IEEE journals, is in the committee of  
563 several international journals and conferences, and has chaired several international IEEE and SPIE conferences. He served as VP  
564 Region 8 of the IEEE Circuits and Systems Society (2009-2012) and as Chair of the IEEE CASS Fellow Evaluation Committee  
565 (2010, 2012, 2013, 2014 and 2015).






Fig. 1. Scale-space through the Gaussian pyramid with octaves and scales. Each octave has 1/4 the spatial resolution of the previous one, starting from the bottom. Thus, if the initial image has  $M \times N$  pixels, images in the second octave have  $(M \times N)/4$  and so forth.




Fig. 2. Topologies for Gaussian filtering in 1D; (a) an RC network, (b) and (c) simple- and double-Euler SC networks, respectively. (d) non-overlapping control signals for SC networks.




Fig. 3. Chip micrograph with dimensions (in mm) and a close-up of the PEs.




Fig. 4. PE array configuration across different functions of the chip: (a) image acquisition, where four photodiodes share one CDS and A/D converter in a PE, (b) first octave, where four state capacitors share one CDS and A/D converter in a PE (c) second octave, where four state capacitors in a PE are shorted together to perform downscaling, and there is a CDS and A/D per PE, and (d) third octave, where the state capacitors of 4 PEs are combined into only one to run downscaling.




Fig. 5. PE and its associated time diagram. The PE is made up of four photosensors, four local analog memories (LAMs), one CDS circuit, one comparator for A/D conversion, and the local circuitry of the double-Euler SC network to build up the Gaussian pyramid.




Fig. 6. Amplifier topologies used in the CDS, LAMs and comparator circuits of Fig.5 with some of their characteristics. (a) and (b) cascode configurations IA and IB. (c) gain versus input voltage. (d) current consumption vs input voltage in configurations IA and IB. (e) frequency response of configuration IA within the range of operation, [0.4, 1.3] V.




Fig. 7. Image acquisition through CDS on our chip. Signal  $\phi_{rw\_p_{ij}}$  selects the 3T-APS pixel associated with the position  $ij$  in the PE. Signal  $\phi_{rw\_p_{ij}}$  is high during the acquisition time for a pixel  $ij$ .




Fig. 8. LAMs working in two phases to store and read out scales across the Gaussian pyramid.




Fig. 9. Comparator of the in-PE 8-bit single-slope A/D converter with the time diagram of its control signals.




Fig. 10. Different waveforms of the in-PE comparator of Fig. 9 with (w) and without (w/o) feedback loop. (a) currents and voltages. (b) and (c) display currents integrated for input codes 250 and 40, respectively.






Fig. 11. (a) Double-Euler SC network for a grid of  $4 \times 4$  pixels ( $2 \times 2$  PEs) of the chip. (b), (c) and (d) show the internal structure of blocks  $SC_A$ ,  $SC_B$  and  $SC_C$ . Groups of  $2 \times 2$  PEs comprise PEs of  $\alpha$  and  $\beta$  type.

	Initialization	Scale	Downscaling
1st Oct.	$\Phi_{1,01,pij} \rightarrow H$	$\Phi_{1,01,pij} \rightarrow S$	$\Phi_{1,01,pij} \rightarrow H$
	$\Phi_{1,pij} \rightarrow H$	$\Phi_{2,01} \rightarrow S$	$\Phi_{2,01} \rightarrow H$
	$\Phi'_{1,pij} \rightarrow H$	$\Phi_{1,pij} \rightarrow S$	
		$\Phi_{2,0102} \rightarrow S$	
		$\Phi^1_{1,pij} \rightarrow S$	
		$\Phi^1_{2,0102} \rightarrow S$	
2nd Oct.	$\Phi_{1,pij} \rightarrow H$	$\Phi_{1,pij} \rightarrow S$	$\Phi_{2,0102} \rightarrow H,L$
	$\Phi^1_{1,pij} \rightarrow H$	$\Phi_{2,0102} \rightarrow S$	$\Phi_{1,pij} \rightarrow H,L$
		$\Phi^1_{1,pij} \rightarrow S$	
		$\Phi^1_{2,0102} \rightarrow S$	
3rd Oct.	$\Phi^1_{2,0102} \rightarrow H$	$\Phi^1_{1,pij} \rightarrow S$	
		$\Phi_{3,02} \rightarrow S$	

Fig. 12. State of control signals across the Gaussian pyramid. Symbols  $H$  and  $L$  refer to high and low states.  $H, L$  means that first the signal goes high, and subsequently low. All the former states are found during initialization or downscaling to change between octaves. Symbol  $S$  means that the signals are switching to generate the scales of the pyramid.



(a)



(b)

(c)

Fig. 13. 1/2 frame buffer bank for the single-slope A/D converter of half of the array is shown in (a). The PE-registers assignment is displayed on (b). The register circuitry can be seen in (c).  $EoC$  comes from the in-PE comparator.  $b_k$  is a bit of the digital word issued by an 8-bit global counter.






Fig. 14. Prototype camera module to extract the on-chip Gaussian pyramid.



(a)



(b)

Fig. 15. On-chip  $\sigma_{SC}$  vs clock cycles  $n$  in the first and second octaves of the Gaussian pyramid.






Fig. 16. Image acquisition and different snapshots of the on-chip Gaussian pyramid across the first octave. The upper left image is the input scene, the rest of the images from left to right and top to bottom correspond to  $\sigma=1,77$  (clock cycles  $n=19$ ),  $\sigma=2,17$  ( $n=29$ ), and  $\sigma=2,51$  ( $n=39$ ).




Fig. 17. Repeatability as a function of RMSE for three image transformations, namely, (a) rotation, (b) zoom and (c) perspective distortion.

TABLE I. PE TRANSISTOR SIZES (IN MICRONS).

	Width	Length		Width	Length
Photodiode	7.4	6.7	M1	0.24	1
M2	1.6	0.3	M3	0.24	0.6
M4	0.6	0.8	M5	0.24	1.4
M6	0.24	0.8	M7	0.24	1
M8	0.24	0.3	M9	0.24	0.2
M10	0.24	0.8	M11	0.24	0.2
M12	0.24	0.4			

TABLE II. COMPARATOR TRANSISTOR SIZES (IN MICRONS).

	W	L		W	L		W	L
M13	0.24	0.4	M14	0.24	0.8	M15	0.24	0.2
M16	2	0.2	M17	1.5	0.2	M18	0.24	0.2

TABLE III. COMPARISON OF OUR CHIP WITH CONVENTIONAL SOLUTIONS

HW Solution	Func.	Energy/frame	En./px ( $\mu\text{J}/\text{px}$ )	Mpx/s	Mpx/J	Mpx/s. $\text{mm}^2$
This work 180 nm CMOS	Gauss. Pyr.	176 $\times$ 120 resol. 70 mW @ 8 ms 0.56 mJ/frame	0.027	2.64	37.7	0.11
Ref. [39] OV9655 + Core-i7	Gauss. Pyr.	VGA resol. 90 mW @ 30 fps + 35 W @ 136 ms 4.8 J/frame	15.5	2.26	0.064	0.007
Ref. [40] OV9655 + Core-2-Duo	Gauss. Pyr.	VGA resolution 90 mW + 35 W @ 2.1 s 73.7 J/frame	240	0.15	0.004	0.001
Ref. [41] OV6922 + Qualcomm Snapdragon S4	Gauss. Pyr.	350 $\times$ 256 resol. 30 mW + 4 W @ 98.5 ms 0.4 J/frame	4.4	0.91	0.23	–

TABLE IV. COMPARISON OF OUR CHIP WITH OTHER STATE-OF-THE-ART CVIS

HW Sol.	This work	Ref. [6]	Ref. [42]	Ref. [43]	Ref. [44]
Funct.	Gauss. Pyr. w A/D (SS 8 bits)	2D Optic Flow Est. w A/D (SS 8 bits)	3×3 Conv.	General Purpose Low-level Imag.-Proc.	Back. Subt.
Tech. & Res.	0.18 $\mu\text{m}$ 176 × 120 px.	0.18 $\mu\text{m}$ 64 × 64 px.	0.35 $\mu\text{m}$ 64 × 64 px.	0.6 $\mu\text{m}$ 21 × 21 px.	0.35 $\mu\text{m}$ 64 × 64 px.
Fill-Fact.	10.25%	18.32%	23%	8.4%	12%
Pixel-Pitch	44 $\mu\text{m}$	28.8 $\mu\text{m}$	35 $\mu\text{m}$	98.6 $\mu\text{m}$	26 $\mu\text{m}$
En./px	26.5 nJ/px	0.89 nJ/px	0.19 nJ/px	0.52 nJ/px	0.62 nJ/px
Throughput	2.64 Mpx/s	0.49 Mpx/s	0.1 Mpx/s	0.11 Mpx/s	0.053 Mpx/s

566 Fig. 1. Scale-space through the Gaussian pyramid with octaves and scales. Each octave has  
 567 1/4 the spatial resolution of the previous one, starting from the bottom. Thus, if the initial image  
 568 has  $M \times N$  pixels, images in the second octave have  $(M \times N)/4$  and so forth.

569 Fig. 2. Topologies for Gaussian filtering in 1D; (a) an RC network, (b) and (c) simple- and  
 570 double-Euler SC networks, respectively. (d) non-overlapping control signals for SC networks.

571 Fig. 3. Chip micrograph with dimensions (in mm) and a close-up of the PEs.

572 Fig. 4. PE array configuration across different functions of the chip: (a) image acquisition,  
 573 where four photodiodes share one CDS and A/D converter in a PE, (b) first octave, where four  
 574 state capacitors share one CDS and A/D converter in a PE (c) second octave, where four state  
 575 capacitors in a PE are shorted together to perform downscaling, and there is a CDS and A/D per  
 576 PE, and (d) third octave, where the state capacitors of 4 PEs are combined into only one to run  
 577 downscaling.

578 Fig. 5. PE and its associated time diagram. The PE is made up of four photosensors, four local  
 579 analog memories (LAMs), one CDS circuit, one comparator for A/D conversion, and the local  
 580 circuitry of the double-Euler SC network to build up the Gaussian pyramid.

581 Fig. 6. Amplifier topologies used in the CDS, LAMs and comparator circuits of Fig.5 with  
 582 some of their characteristics. (a) and (b) cascode configurations  $IA$  and  $IB$ . (c) gain versus input  
 583 voltage. (d) current consumption vs input voltage in configurations  $IA$  and  $IB$ . (e) frequency  
 584 response of configuration  $IA$  within the range of operation, [0.4, 1.3] V.

585 Fig. 7. Image acquisition through CDS in our chip. Signal  $\phi_{rw\_pij}$  selects the 3T-APS pixel  
 586 associated with the position  $ij$  in the PE. Signal  $\phi_{rw\_pij}$  is high during the acquisition time for  
 587 a pixel  $ij$ .

588 Fig. 8. LAMs working in two phases to store and read out scales across the Gaussian pyramid.

589 Fig. 9. Comparator of the in-PE 8-bit single-slope A/D converter with the time diagram of its  
 590 control signals.

591 Fig. 10. Different waveforms of the in-PE comparator of Fig. 9 with (w) and without (w/o)  
 592 feedback loop. (a) currents and voltages. (b) and (c) display currents integrated for input codes  
 593 250 and 40, respectively.

594 Fig. 11. (a) Double-Euler SC network for a grid of  $4 \times 4$  pixels ( $2 \times 2$  PEs) of the chip. (b),  
 595 (c) and (d) show the internal structure of blocks  $SC_A$ ,  $SC_B$  and  $SC_C$ . Groups of  $2 \times 2$  PEs  
 596 comprise PEs of  $\alpha$  and  $\beta$  type.

597 Fig. 12. State of control signals across the Gaussian pyramid.

598 Fig. 13. 1/2 frame buffer bank for the single-slope A/D converter of half of the array is shown  
 599 in (a). The PE-registers assignment is displayed on (b). The register circuitry can be seen in (c).  
 600  $EoC$  comes from the in-PE comparator.  $b_k$  is a bit of the digital word issued by an 8-bit global  
 601 counter.

602 Fig. 14. Prototype camera module to extract the on-chip Gaussian pyramid.

603 Fig. 15. On-chip  $\sigma_{SC}$  vs clock cycles  $n$  in the first and second octaves of the Gaussian pyramid.

604 Fig. 16. Image acquisition and different snapshots of the on-chip Gaussian pyramid across the  
 605 first octave. Image acquisition and different snapshots of the on-chip Gaussian pyramid across  
 606 the first octave. (a) Input scene. (b)  $\sigma=1,77$  (clock cycles  $n=19$ ). (c)  $\sigma=2,17$  ( $n=29$ ). (d)  $\sigma=2,51$   
 607 ( $n=39$ ).

608 Fig. 17. Repeatability as a function of RMSE for three image transformations, namely, (a)  
 609 rotation, (b) zoom and (c) perspective distortion.

610 Table I. PE Transistor Sizes (in Microns).

611 Table II. Comparator Transistor Sizes (in Microns).

612 Table III. Comparison of Our Chip with Conventional Solutions.

613 Table IV. Comparison of Our Chip with Other State-of-the-Art CVIS.