

CURRENT-MODE SINGLETON FUZZY CONTROLLER

I. Baturone, S. Sánchez Solano, J. L. Huertas

Instituto de Microelectrónica de Sevilla - Centro Nacional de Microelectrónica
Avda. Reina Mercedes s/n, (Edif. CICA)
E-41012, Sevilla, Spain

*3rd. International Conference on Fuzzy Logic, Neural Nets and Soft Computing (IIZUKA'94),
pp. 647-648, Iizuka - Japan, August 1-7, 1994.*

This material is presented to ensure timely dissemination of scholarly and technical work. Copyright and all rights therein are retained by authors or by other copyright holders. All persons copying this information are expected to adhere to the terms and constraints invoked by each author's copyright. In most cases, these works may not be reposted without the explicit permission of the copyright holder.

Current-Mode Singleton Fuzzy Controller

I. Baturone, S. Sánchez-Solano, J. L. Huertas

Dept. de Electrónica y Electromagnetismo,
Facultad de Física, Universidad de Sevilla, SPAIN

Abstract.-- This paper describes the realization of a fuzzy controller which implements the simplified inference mechanism. CMOS analog circuits where signals are represented as currents are employed. However, the whole system is externally communicated through voltages, thus enabling simple interface with conventional control circuitry.

I. INTRODUCTION

The efficient realization of microelectronic systems for fuzzy logic-based control applications requires a careful choice of both the inference mechanisms and the circuit structures which implement each controller block. Among the various inference methods, the singleton or simplified method is the most adequate for hardware implementation, as well as offering enough freedom in the choice of antecedents and consequents to ensure efficient control. Concerning circuit design methodologies, current-mode techniques are especially suited for direct implementation of the basic fuzzy operators. Working in current-mode, dynamic range problems can be handled with enough flexibility and a high-speed operation can be attained. Another important feature worth considering is the controller's compatibility with existing devices. The electrical variable (either voltage or current) that sensors (actuators) provide (accept) imposes a limitation to the design technique to be chosen. In this sense the proposed controller works with voltages at input and output to maintain compatibility with conventional voltage control circuits. Finally, controller programmability is essential since it limits the controller adaptability to solve different control problems without demanding complex adjustment procedures.

II. CONTROLLER ARCHITECTURE

The simplified inference mechanism can be considered as a particular case of those which are proposed in [1]. However, its implementation cost is much less as can be deduced from Fig. 1. The only building blocks are membership function generating circuits to describe the antecedents of the different rules, Min or Max operators to implement the connectives between these antecedents, and a rule pondering block (consisting of a current mirror and a divider circuit) to fulfill the expression:

$$y_o = \frac{\sum_i h_i c_i}{\sum_i h_i} \quad (1)$$

In what follows the realization of each block in Fig. 1 is presented.

A. Membership Function Circuit (MFC)

The MFC blocks of Fig. 1 generate the membership functions of the different antecedents. The form and location of these functions are determined by a series of parameters, which allow choosing triangular or trapezoidal functions with different slopes. A voltage to current converter provides the current I_{xi} proportional to the input voltage. The group formed by the transistors M_1 , M_2 and the block cN acts as an absolute value operator. The block cP performs the bounded difference with I_{sat} and fixes the slope value of membership function. The output current of the MFC represents the complementary value of the membership level of the signal V_{in} .

Circuits based on this technique are more precise than other approximations reported in literature, since they do not depend on a combination of two or three functions [2-3]. They are also more efficient regarding area, power consumption, and operation speed. In addition, programmability is easily included [4].

B. Multi-input MAX Circuit

The multi-input MAX circuit which is shown in Fig. 1 performs a double function. On one hand, through I_{ref} it fixes the maximum membership degree. On the other, it implements a connective MIN between the rules antecedents, using the De Morgan's law:

$$\text{Min}(I_i) = \overline{\text{Max}}(\bar{I}_i) = I_{ref} - \text{Max}(\bar{I}_i)$$

The circuit is a modification of the proposal in [5] and uses only $3n+1$ transistors, yet achieving the same precision with less area and power consumption. As shown in Fig. 1, it consists of a combination of Wilson current mirrors which share a diode-connected transistor. The T_i transistors not only act as voltage followers but also conduct the current from a low impedance to a high impedance node, avoiding charge errors without additional cascode or regulated stages [6].

C. Divider

From a MOS analog circuit point of view, division has always been a costly operation in terms of time and area. Consequently, many of the reported fuzzy controllers impose the condition that the denominator in expression (1) assumes the value 1, or recur to the use of global normalization loops [5, 7] which limit the




Fig. 1.- Schematic of the proposed controller.

inference speed of the controller and implement an approximation of expression (1).

The strategy followed here is the use of a simple continuous-time divider circuit which accepts currents as inputs and gives a voltage as output. For this, we follow a variable transresistance technique. This means the use of an element which allows a relation $V_o = I_n \cdot R$, with a resistance value R being controlled by a current I_d , so that $V_o = I_n \cdot V_a / I_d$.

The structure of this circuit is shown in Fig. 1. The four transistors which form the variable transresistance element operate in the ohmic region. This allows a larger dynamic range than that reached with square-law structures, and requires less power and area consumption (their geometries can be minimal). It also permits a high frequency operation, since this structure is self-compensated to intrinsic parasitic capacitances [9]. Finally, it is also more robust to transistor mismatching.

III. RESULTS AND CONCLUSIONS

The operation speed of the MFC and MIN/MAX blocks is restricted by the time invested in performing the bounded difference because this involves changing transistors from being OFF to conduct. Generally, these times are less than 300 ns. Regarding the divider block, its dynamics is governed by a dominant pole whose magnitude is proportional to the bandwidth of the amplifier and the value of I_d (which corresponds to Σh_1). For typical values, the response time of this block is also some hundred nanoseconds. Thus, the proposed controller can reach the range of MFLIPS.

The use of a simplified inference method and the adequate choice of the circuits which implement the different operators eases the hardware realization of fuzzy logic-based control systems. The main characteristics of the proposed architecture are reduced area

costs, high operation capacity, simple interface with conventional control circuitry, and the possibility to include digital programming techniques.

REFERENCES

- [1] Chuen Chien Lee, "Fuzzy Logic in Control Systems: Fuzzy Logic Controller" Parts I and II, *IEEE Transactions on Systems, Man and Cybernetics*, Vol. 20 N. 2 (1990) pp. 404-432.
- [2] T. Yamakawa, T. Miki and F. Ueno, "The Design and Fabrication of the Current Mode Fuzzy Logic Semi-Custom IC in the Standard CMOS IC Technology", Proc. IEEE Int. Symp. Multiple-Valued Logic, May 1985, pp. 76-82
- [3] T. Kettner, C. Heite and K. Schumacher, "Analog CMOS Realization of Fuzzy Logic Membership Functions", *IEEE Trans.*, July 1993, SC- 28, (7), pp. 857-861.
- [4] J. L. Huertas, S. Sánchez-Solano, A. Barriga and I. Baturone, "Serial Architecture For Fuzzy Controllers: Hardware Implementation Using Analog/ Digital VLSI Techniques", 2nd. Int. Conf. on Fuzzy Logic and Neural Networks, Iizuka, 1992, pp. 535-538.
- [5] M. Sasaki, N. Ishikawa, F. Ueno and T. Inoue, "Current Mode Analog Fuzzy Hardware with Voltage Input Interface and Normalization Locked Loop". *IEICE Trans. Fundamentals*, Vol. E75-A (6), June 1992, pp. 650-654.
- [6] I. Baturone, J. L. Huertas, A. Barriga and S. Sánchez-Solano, "Current-Mode Multiple-Input Maximum Circuit", *Electronics Letters*, Vol. 30 (9), April 1994, pp. 678-680.
- [7] T. Yamakawa, "A Fuzzy Inference Engine in Nonlinear Analog Mode and its Application to a Fuzzy Logic Control", *IEEE Trans. on Neural Networks*, Vol. 4, No. 3, pp. 496-522, May 1993.
- [8] M. Ismail, "Four-Transistor Continuous-Time MOS Transconductor", *Electronics Letters*, Vol. 23, pp. 1099-1100, Sept. 1987.