

Enhanced Linearity in FD-SOI CMOS Body-Input Analog Circuits – Application to Voltage-Controlled Ring Oscillators and Frequency-based $\Sigma\Delta$ ADCs

Javad Ahmadi-Farsani, *Student Member, IEEE*, Virginia Zúñiga-González, *Student Member, IEEE*,
Teresa Serrano-Gotarredona, *Member, IEEE*, Bernabé Linares-Barranco, *Fellow, IEEE*, and
José M. de la Rosa, *Fellow, IEEE*

Abstract—This paper investigates the use of the body terminal of MOS transistors to improve the linearity of some key circuits used to implement analog and mixed-signal circuits integrated in Fully Depleted Silicon on Insulator (FD-SOI) CMOS. This technology allows to increase the body factor with respect to conventional (bulk) CMOS processes. This effect is analyzed in basic analog building blocks – such as switches, simple-stage transconductors and Voltage-Controlled Ring Oscillators (VCROs). Approximated expressions are derived for the non-linear characteristics and harmonic distortion of some of these circuits. As an application, transistor-level simulations of two VCRO-based $\Sigma\Delta$ modulators designed in a 28-nm FD-SOI CMOS technology are shown in order to demonstrate the benefits of the presented techniques.

Index Terms—Body effect, fully-depleted silicon-on-insulator, bulk-input analog circuits, voltage-controlled ring oscillators, sigma-delta modulators, analog-to-digital converters.

I. INTRODUCTION

ONE of the direct consequences of technology downscaling towards the nanoscale has been the *redefinition* of the Metal-Oxide-Semiconductor (MOS) transistor, in terms of the materials used for its fabrication as well as the structure of the device itself. Among other alternatives, two types of Fully Depleted (FD) devices are being used by semiconductor industry in 28-nm technology processes and beyond, namely: Fin-FET and FD Silicon-On-Insulator (FD-SOI). The latter has been postulated as one of the key technologies in those applications requiring ultra-low-power consumption – such as biomedical devices, wireless sensor networks, and Internet-of-Things (IoT) – thanks to its better performance in terms of transconductance efficiency, reduced impact of passive parasitic circuit elements, as well as improved noise isolation [1].

One of the best features of FD-SOI technology for analog design is its enhanced body effect, i.e. the dependency of the

threshold voltage, V_{th} , on the bulk biasing, as compared to standard (bulk) CMOS processes. Based on this effect and the physical structure of FD-SOI, the value of V_{th} can be tuned by using the body terminal of MOS transistors as control voltage, what can be exploited to enhance the performance of analog, mixed-signal and Radio-Frequency (RF) Integrated Circuits (ICs) [2]–[6]. Among other benefits, the tuning of V_{th} allows analog circuits to operate with reduced supply voltages, even within the order of a few hundreds of mV [1]. This requirement is becoming more and more necessary due to the limited dynamic range imposed by the reduction of supply voltages with technology downscaling below 1V. This fact precludes the use of conventional Operational Transconductance Amplifiers (OTAs) to implement the active elements of basic analog building blocks such as filters and Analog-to-Digital Converters (ADCs) [7].

Indeed, one of the trends to implement ADCs in deep nanometer nodes – either based on Sigma-Delta Modulation ($\Sigma\Delta$ M) or SAR – is based on the use of Voltage-Controlled Ring Oscillators (VCROs) as basic building blocks. Although the first VCRO-based $\Sigma\Delta$ ADCs were based on replacing the conventional amplitude-based quantizers by time-based quantizers built with VCROs, these circuits have been also used to implement other basic building blocks of $\Sigma\Delta$ ADCs, SAR and hybrid SAR- $\Sigma\Delta$ M ADCs [8]–[21]. However, in spite of the potential advantages of VCROs to design mostly-digital ADCs, the performance of these kinds of converters is degraded by the nonlinearity caused by the voltage-to-frequency (V-to-F) transformation carried out by VCRO circuits. In order to address this limitation, several strategies have been proposed, which include among others, the use of calibration [15], phase detection [16] or the so-called Gated switched-Ring Oscillators (GROs) [9], [14], [19]. In the majority of cases, reported linearization techniques imply an increased circuit complexity, thus losing some of the benefits of VCROs as a digital-based alternative to analog signal processing [22].

In this scenario, this paper explores the use of FD-SOI CMOS technology to design body-input analog circuits with improved linearity as compared to their bulk CMOS counterparts. Based on the authors' previous work [23], the main objective of this article is to investigate how the enhanced threshold-voltage modulation (body effect) presented in FD-SOI technologies can be exploited to get a more linear performance in basic analog building blocks – such as OTAs, CMOS

Manuscript received October 28, 2019; revised February 3, 2020; accepted March 1, 2020.

This work has been partially supported by the EU Horizon 2020 Programme under grant 687299 NeuRAM³ and by the Spanish Ministry of Economy and Competitiveness (with support from the European Regional Development Fund) under contract TEC2016-75151-C3-3-R.

Javad Ahmadi-Farsani, Virginia Zúñiga-González, Teresa Serrano-Gotarredona, Bernabé Linares-Barranco and José M. de la Rosa are with the Institute of Microelectronics of Seville, IMSE-CNM (CSIC/University of Seville), Parque Tecnológico de la Cartuja, C/ Américo Vespucio 28, 41092 Sevilla, SPAIN, e-mail: jrosa@imse-cnm.csic.es.

switches and voltage-controlled oscillators – and show their potential application to design analog circuits and systems. This improved linear performance can be achieved thanks to the higher linear relationship obtained between the threshold voltage and the bulk (body) voltage of FD-SOI MOS transistors. As an application, the presented techniques are shown for the linearization of VCROs implemented with current-starved inverter cells. A theoretical study of the V-to-F characteristic is carried out, which is verified by transistor-level simulations in a 28-nm FD-SOI CMOS technology. In order to show the potential benefits of the presented approach, transistor-level simulations of a 1st-order and a 2nd-order VCRO-based $\Sigma\Delta$ M are shown that demonstrate an improvement in the effective Dynamic Range (DR) thanks to its linearity enhancement with respect to conventional approaches.

The rest of this paper is organized as follows. Section II gives some background on FD-SOI and compares its main features with respect to bulk CMOS process, paying attention to the body effect and enhanced V_{th} tuning. Section III analyzes the linearity of some basic analog circuits, such as simple OTAs and CMOS switches. Section IV and Section V apply the presented approach to increase the linearity of VCROs and frequency-based $\Sigma\Delta$ ADCs. Finally, conclusions are drawn in Section VI.

II. BACKGROUND ON FD-SOI CMOS

Fig. 1 shows a conceptual cross-section view of MOS transistors in 28-nm FD-SOI CMOS technology considered in this work as case study. As stated in [1], FD-SOI MOS devices behave as dual-gate transistors, having a front-side gate like in bulk CMOS technologies, and a back-side gate – denoted in Fig. 1 as V_{bn} and V_{bp} for the nMOS and pMOS transistors, respectively. It is well known that the body effect in CMOS can be expressed (for a nMOS transistor) as:

$$V_{th} = V_{th0} + \gamma \cdot (\sqrt{|2\phi_F - V_{bs}|} - \sqrt{|2\phi_F|}) \quad (1)$$

where V_{th} denotes the threshold voltage; V_{th0} is the threshold voltage when there is no body effect, i.e. the bulk-source voltage, V_{bs} , is zero; γ is the body-effect parameter, and ϕ_F is the Fermi potential.

A. Enhanced Body Effect of FD-SOI CMOS

The back-gate terminal of MOS devices in Fig. 1 allows to implement a more efficient body biasing of V_{th} than in bulk CMOS, thanks to the wider voltage ranges (in the order of 3V) allowed by the parasitic zener diodes between N-well to substrate (in pMOS) and P-well to N-well (in nMOS) [1]. This allows to increase the body factor in MOS transistors while keeping a linear relationship between V_{th} and (V_{bn}, V_{bp}) as compared to the root square dependency of (1). This effect is shown in Fig. 2, which represents the variation of V_{th} with respect to V_{bn} and V_{bp} in a 28-nm FD-SOI CMOS process for different transistor sizes. The simulation data in Fig. 2 fit well with a linear function—also depicted in Fig. 2— given by:

$$V_{thn} = V_{thn0} - r_n \cdot V_{bn} \quad (2)$$




Fig. 1. Physical cross-section view of MOS transistors in 28-nm FD-SOI [1].




Fig. 2. Variation of V_{th} with respect to V_{bn} and V_{bp} in 28-nm FD-SOI CMOS for different values of: (a) the transistor channel length (L) with minimum width ($W = 80\text{nm}$) and (b) width (W) with minimum length ($L = 30\text{nm}$).

$$|V_{thp}| = |V_{thp0}| + r_p \cdot V_{bp} \quad (3)$$

where V_{thn0} and V_{thp0} stand for the zero-bias threshold voltages of nMOS and pMOS, respectively, and r_n and r_p are the corresponding body factors. The values of V_{thn0} and V_{thp0} , are respectively $V_{thn0} = 326\text{mV}$ and $V_{thp0} = 335\text{mV}$ for minimum-size transistors. The body factors are $r_n \simeq 70\text{mV/V}$ and $r_p \simeq 80\text{mV/V}$ for minimum transistor sizes, slightly varying from $r_n \simeq 68.8\text{mV/V}$ to $r_n \simeq 77.8\text{mV/V}$, and $r_p \simeq 76.5\text{mV/V}$ to $r_p \simeq 82.4\text{mV/V}$ for the sizes shown in Fig. 2. These body-factor values are higher than typical body factors of bulk CMOS¹, thus allowing to increase the tuning range of V_{th} . Note also from (2) and (3) that the linear coefficients have opposite signs. This feature can be used to compensate for nonlinear dependencies in some body-input analog circuits, such as ring oscillators, thus allowing a better control of $(V_{gs} - V_{th})$, and consequently of the nonlinear V-to-F characteristic of VCROs as will be discussed later.

B. Main Performance Metrics of FD-SOI CMOS

In addition to the linear performance, the enhanced body factor of FD-SOI process may be advantageous to design analog and mixed-signal circuits in terms of other main performance metrics – such as transconductance efficiency, intrinsic gain and speed. A detailed analysis of all these design metrics –beyond the scope of this paper– can be found in [1],

¹Note that in bulk CMOS processes, the body effect is not a linear function (see Eq. (1)). Therefore, the body factor is considered in this case as the maximum tuning range of V_{th} with respect to V_{bs} .




Fig. 3. Basic bulk-input nMOS OTA stages. (a) Single transistor. (b) Differential pair.




Fig. 4. Illustrating some performance metrics for FD-SOI. (a) g_m vs. V_c for different values of V_{bn} . (b) g_m/I_{DS} vs. V_c . (c) A_v vs. V_c . (d) f_T vs. V_c .

where these metrics are experimentally compared with a 28-nm bulk CMOS process. Instead, some basic expressions and simulations are given to illustrate the influence of V_{th} tuning.

Let us consider the most simple case of a single nMOS transistor configured as a bulk-input OTA – conceptually depicted in Fig. 3(a). For the purposes of this work, let us assume that the transistor is in strong inversion and in saturation region, so that the drain-source current is given by²:

$$I_{DS} = \frac{\beta_n}{2} (V_c - V_{th})^2 \quad (4)$$

where $\beta_n = \frac{W}{L} \mu_n C_{ox}$; μ_n is the mobility of electrons; C_{ox} is the gate-oxide capacitance per unit area; and W and L , are respectively the transistor channel width and length of the MOS transistor.

The small-signal transconductance, $g_m \simeq \beta_n (V_c - V_{th})$, and its derived performance metrics, such as intrinsic voltage gain, $A_v \equiv g_m/g_{ds}$, transconductance efficiency, $gmID \simeq g_m/I_{DS}$, and transit frequency, $f_T \equiv g_m/C_g$, can also benefit from the body biasing [1]. As an illustration, Fig. 4 shows the main simulated performance metrics for different sizing and ranges of V_c and V_{bn} . Note that these metrics can be optimized by properly setting the sizing and values of V_c and V_{bn} .

²This simplified first-order model is enough for the analysis presented here without loss of generality. More accurate models (including second-order effects) can be considered, although they will lead to more complex mathematical expressions, without adding significant information to the purposes of this work.




Fig. 5. Ratio between the transconductance efficiency in FDSOI CMOS and bulk CMOS, denoted as f_{gmID} , versus V_{bn} , for different values of V_c .

Moreover, some performance metrics can further benefit from the enhanced body effect provided by FD-SOI process [1]. For instance, the transconductance efficiency, $g_m/I_{DS} \simeq 2/(V_c - V_{th})$, can be improved as compared to bulk CMOS, by properly setting V_c and V_{bn} . This can be estimated by computing $gmID$ considering two cases: bulk CMOS, i.e. V_{th} as given in (1) and FD-SOI, i.e. V_{th} expressed as in (2). This way, the ratio between the transconductance efficiency in FD-SOI, $gmID_{FDSOI}$, and in bulk CMOS case, $gmID_{BULK}$, can be approximated for an nMOS transistor as follows:

$$\begin{aligned} f_{gmID} &\equiv \frac{gmID_{FDSOI}}{gmID_{BULK}} = \\ &= \frac{V_c - V_{thn0} - \gamma \cdot (\sqrt{|2\phi_F - V_{bs}|} - \sqrt{|2\phi_F|})}{V_c - V_{thn0} + r_n \cdot V_{bn}} \end{aligned} \quad (5)$$

This is illustrated in Fig. 5, where f_{gmID} is represented versus V_{bn} for an nMOS transistor with $V_{thn0} = 326mV$, $r_n = 70mV/V$, $\gamma = 0.4\sqrt{V}$, $\phi_F = 350mV$ and different values of V_c . Note that there is a set of values of V_c and V_{bn} that obtain a better transconductance efficiency than its bulk CMOS counterpart. Indeed, it can be shown that f_{gmID} can be maximized for $V_{bn} \simeq 2\phi_F$.

A more detailed comparison of main performance metrics of FD-SOI versus bulk CMOS processes can be found in related literature [1]. The main objective of this work is to analyse how the enhanced body effect of FD-SOI CMOS can be exploited to improve the linearity of analog and mixed-signal circuits and systems.

III. NONLINEAR PERFORMANCE OF BULK-INPUT BASIC ANALOG CIRCUITS: FD-SOI VS. CMOS

Before studying more complex analog circuits, the analysis that follows focuses on some basic analog building blocks – such as single-transistor amplifiers and CMOS switches – as case studies to show how the use of back-gate voltage can be applied to improve the linearity performance of these circuits, and subsequently of the analog and mixed-signal systems based on them: such as oscillators, filters, ADCs, etc. As stated above, other performance metrics – such as electronic noise, finite dc gain, gain-bandwidth, etc. – are beyond the scope of this paper, which mainly focuses on how to get benefit of applying the wider tuning of V_{th} available in FD-SOI CMOS to enhance the linearity of analog and mixed-signal circuits.

A. Bulk-input single-transistor amplifier stages

Let us assume that V_{th} depends on the bulk-source voltage, V_{bn} , i.e. according to the body-effect dependency of a bulk/standard CMOS process given in (1). In this case, it can be shown that, after applying a Taylor Series expansion of (4) as a function of V_{bn} , the drain-source current of an nMOS transistor (Fig. 3(a)) can be expressed as:

$$I_{DS} \simeq I_{DS0} + g_{11} \cdot V_{bn} + g_{12} \cdot (V_{bn})^2 + g_{13} \cdot (V_{bn})^3 + \dots \quad (6)$$

where

$$\begin{aligned} I_{DS0} &= \frac{\beta_n}{2} (V_c - V_{th0})^2, \quad g_{11} = \frac{\beta_n \cdot \gamma \cdot (V_c - V_{th0})}{2 \cdot \sqrt{2\phi_F}} \\ g_{12} &= \frac{\beta_n \cdot \gamma [2 \cdot \gamma \cdot \sqrt{\phi_F} + \sqrt{2} \cdot (V_c - V_{th0})]}{32 \cdot (\phi_F)^{3/2}} \\ g_{13} &= \frac{\beta_n \cdot \gamma [2 \cdot \gamma \cdot \sqrt{\phi_F} + \sqrt{2} \cdot (V_c - V_{th0})]}{128 \cdot (\phi_F)^{5/2}} \end{aligned} \quad (7)$$

It is clear from (6) that the dependency of I_{DS} on V_{bn} is strongly nonlinear, having multiple nonlinear terms (denoted as g_{1i}), as compared to the quadratic dependency of I_{DS} with respect to the gate-source voltage, V_c . Therefore, from the linearity viewpoint, using the bulk terminal as an input does not provide any advantage with respect to using the gate input terminal. Indeed, the second- and third-order Harmonic Distortion (HD) coefficients can be easily obtained from (7) as [24]:

$$\begin{aligned} HD_2 &\equiv \frac{g_{12}}{2 \cdot g_{11}} \cdot |V_{bn}| = \frac{\gamma \cdot \sqrt{2\phi_F} + (V_c - V_{th0})}{16 \cdot \phi_F \cdot (V_c - V_{th0})} \cdot |V_{bn}| \\ HD_3 &\equiv \frac{g_{13}}{4 \cdot g_{11}} \cdot |V_{bn}|^2 = \frac{\gamma \cdot \sqrt{2\phi_F} + (V_c - V_{th0})}{128 \cdot \phi_F^2 \cdot (V_c - V_{th0})} \cdot |V_{bn}|^2 \end{aligned} \quad (8)$$

where $|V_{bn}|$ denotes the amplitude of a sinewave signal applied at the body terminal of the nMOS transistor shown in Fig. 3(a).

Let us consider now that the MOS transistor is implemented in a FD-SOI technology. In this case, there will be a linear body-effect dependency given by (2), which for the nMOS transistor shown in Fig. 3(a), yields to a square-law dependency of the drain-source current given by:

$$I_{DS_{FD\text{SOI}}} = \frac{\beta_n}{2} (V_c + r_n \cdot V_{bn} - V_{th0})^2 \quad (9)$$

In this case, considering a bulk-input differential input pair as that conceptually depicted in Fig. 3(b), the differential drain (output) current can be obtained from (9) as:

$$I_{out} \equiv I_{D1} - I_{D2} = \beta_n \cdot r_n \cdot (V_c - V_{th0}) \cdot V_{bn} \quad (10)$$

that means a perfect linear relationship between the output current and the differential input signal applied at the bulk




Fig. 6. Simulation of the input-output characteristic of a bulk-input differential pair implemented in a 28-nm FD-SOI CMOS technology, where V_c is used as control voltage, ranging from 0.35V to 0.65V, as highlighted by the arrows.

of both transistors³. This is illustrated in Fig. 6, where a simulation of the differential output current of Fig. 3(b) is shown for a 28-nm FD-SOI technology. In addition to get a more linear input-output characteristics as compared to a bulk CMOS process, the use of bulk-input FD-SOI OTA stages can use the gate voltage of transistors, V_c , as a gain control voltage – which is varied from 0.35V to 0.65V in Fig. 6. This feature adds some more degrees of freedom to make it easier to program the gain of a given OTA stage in more complex analog subsystems built with these kinds of OTAs.

B. Bulk-terminal controlled CMOS Switches

Switches – usually implemented as CMOS transmission gates like that illustrated in Fig. 7(a)– are also basic building blocks of analog circuits, for instance in Switched-Capacitor (SC) filters and ADCs [25], [26]. Most of these circuits have a sampling and hold (S/H) at the input, which usually limits the linearity of the overall system. Although there might be several circuit/physical effects limiting the nonideal/nonlinear operation of CMOS switches – charge redistribution and clock feedthrough – the discussion presented here focuses on the effect caused by the nonlinear switch-on resistance, since it can be reduced by using the enhanced body effect of FD-SOI as detailed bellow.

Assuming that both nMOS and pMOS transistors in Fig. 7(a) are in ohmic region, it can be shown that the switch-on resistance is approximately given by:

$$R_{on} \simeq \frac{1}{g_{onp} + g_{onn}} \quad (11)$$

where g_{onp} and g_{onn} stand for the switch-on conductances of the nMOS and pMOS transistors, respectively given by:

$$\begin{aligned} g_{onn} &\simeq \beta_{\Omega n} \cdot (V_{dd} - V_{thn} - v_{in}) \\ g_{onp} &\simeq \beta_{\Omega p} \cdot (v_{in} - V_{ss} - |V_{thp}|) \end{aligned} \quad (12)$$

³Similarly to a conventional bulk CMOS technology, this perfect linear relationship can be degraded in practice by second-order effects of MOS transistors–not considered in this work without loss of generality. Moreover, the dependency of I_{DS} and $I_{DS_{FD\text{SOI}}}$ with respect to V_c is the same in both cases. Therefore, there would not be *a priori* – any benefits of FD-SOI with respect to bulk CMOS process if a gate-input approach is considered in OTAs.




Fig. 7. Bulk-terminal controlled CMOS switches. (a) Switch-on schematic. (b) S/H circuit.

where $\beta_{\Omega(n,p)}$ stands for the β parameter of the (n,p)-MOS transistors in the ohmic region. Note that, as the value of R_{on} is a nonlinear function of the input signal, v_{in} , being transmitted through the switch, then harmonic distortion is generated. Indeed, as discussed in [22], the harmonic distortion caused by this effect is mainly caused by the switches that are directly connected to the input signal given that the voltages at the input/output nodes of the remaining ones remain approximately constant over clock periods, and consequently R_{on} is approximately constant during the sampling phase time. Moreover, the nonlinearity increases with the ratio between the input signal frequency and the sampling frequency. Indeed, it can be shown that, using Volterra series method, the third-order HD due to nonlinear sampling is given by [25]:

$$HD_3 \simeq \frac{\pi f_{in} C_s R_{on}}{2(V_{ON} - V_T)^2} V_{in}^2 \quad (13)$$

where V_{in} is the input signal amplitude, C_s is the sampling capacitance, V_{ON} denotes the switch-on voltage (either V_{dd} or $|V_{ss}|$), and V_T is the maximum (worst-case) value of V_{thn} and $|V_{thp}|$.

However, the influence of the input signal on the switch-on resistance can be reduced if the back-gate terminal voltage of the nMOS and pMOS transistors in the CMOS switch (see Fig. 7(a)) are properly set to compensate for the effect of v_{in} . This can be derived by substituting the V_{th} expressions of (2)-(3) in (12), yielding:

$$\begin{aligned} g_{on_n} &\simeq \beta_{\Omega n} \cdot (V_{dd} - V_{thn0} - v_{in} + r_n \cdot V_{bn}) \\ g_{on_p} &\simeq \beta_{\Omega p} \cdot (v_{in} - V_{ss} - |V_{thp0}| - r_p \cdot V_{bp}) \end{aligned} \quad (14)$$

It can be inferred from (14) that by using an adaptive circuit mechanism – which can be controlled in some electronic devices by a Digital Signal Processor (DSP)– the effect of v_{in} on the switch-on resistance can be minimized by properly setting the values of V_{bn} and V_{bp} . Indeed, the influence of v_{in} on the switch-on resistance could be theoretically nulled if $V_{bn} = v_{in}/r_n$ and $V_{bp} = v_{in}/r_p$. However, this is not feasible in practice due to the values of r_n and r_p . Nevertheless, the harmonic distortion caused by the nonlinear switch-on resistance can be attenuated up to some extent by properly tuning V_{bn} and V_{bp} .

In order to illustrate this effect, let us consider a simple S/H circuit like that shown in Fig. 7(b). The distortion generated by the nonlinear sampling can be evaluated through simulations of this circuit as described in [22]. To this end, a sinusoidal signal




Fig. 8. Effect of bulk voltage on the harmonic distortion of CMOS switches. (a) THD vs. V_{bn} for different CMOS switch sizes. (b) Output spectra for different values of V_{bn} ($W = 640\text{nm}$), showing how the power of harmonics decreases with V_{bn} .

with 1-MHz frequency and 0.5-V amplitude is applied at the input and the voltage stored in C_s ($C_s = 1\text{pF}$ in this example) can be collected at the clock rate to compute the Fast Fourier Transform (FFT) and calculate the Total Harmonic Distortion (THD).

This is illustrated in Fig. 8(a), where the THD caused by the nonlinear switch-on resistance is depicted versus V_{bn} in a 28-nm FD-SOI technology, for different values of the width (W) of M_n and M_p in Fig. 7(a), by assuming the same size in both transistors and a minimum length. Note that THD – dominated by HD_2 in this single-ended circuit example – can be reduced up to 6 dB by the action of V_{bn} . This can be further improved if fully-differential circuits are considered. In this case, THD will be mostly dominated by HD_3 . Hence, increasing V_{bn} may lead to a reduction of more than 10dB. This is also illustrated in the output spectra shown in Fig. 8(b), where it can be seen how the power of harmonics due to the nonlinear switch-on resistance, can be reduced by increasing V_{bn} . Moreover, this enhanced linearity feature can be further improved if bulk-control voltages are combined with bootstrapped switches in FD-SOI [27], although the circuit complexity will increase.

IV. APPLICATION TO VCROS: FD-SOI VS. BULK CMOS

The simple circuit examples described in previous section show how the use of the bulk terminal of MOS transistors can be used to improve the linearity of basic analog building blocks such as OTAs and switches. Based on this strategy, a similar approach can be followed in order to reduce the nonlinearity of VCROs, which constitute one of the main limiting factors in the so-called time/frequency-based ADCs. To this end, let us analyse first how to apply the proposed technique to improve the linear characteristics of VCROs.




Fig. 9. Single-ended schematic of the multi-phase VCRO/GRO considered in this work.




Fig. 10. Transient simulation of a single output phase of the VCRO of Fig. 9. Note that the oscillation is activated as a function of the enable signal, enb.

Fig. 9 shows a conceptual (single-ended) schematic of the VCRO under study. It consists of a pseudo-differential ring oscillator, in which the output of each inverter – denoted as ph_i ($i = 1, 2, \dots, n$) – can be taken to generate a multi-phase output signal. Note that the circuit can be configured either as a GRO or as a VCRO, depending on the value of the enable signal – denoted as enb in Fig. 9. Thus, if enb switches between OFF (logic “0”) and ON (logic “1”) states, this will cause the VCO to oscillate or get frozen as illustrated in Fig. 10. Regardless the VCO is configured as a GRO or not, its operation is governed by different voltage signals: V_c , V_{bn} and V_{bp} . These voltages control the operation of each VCO inverter cell – depicted in Fig. 9. This circuit is a current-starved inverter, in which the current sources – implemented by transistors M_{n1} and M_{p1} – set the current flowing through the inverter – made up of transistors M_{n2} and M_{p2} .

The oscillation frequency, f_{osc} , can be expressed as:

$$f_{osc} = \frac{1}{2 \cdot m_{ph} \cdot \tau_d(V_c, V_{bn}, V_{bp})} \quad (15)$$

where m_{ph} is the number of inverters, i.e. the number of phases in the VCRO, and τ_d stands for the propagation delay of each inverter-based VCRO cell. This delay depends on the charging/discharging time of the load capacitance, C_L , at the inverter output, which in turns depends on the current flowing through the inverter – controlled by V_c , V_{bn} and V_{bp} . Thus, the overall propagation delay can be expressed as:

$$\tau_d = \tau_{LH} + \tau_{HL} \quad (16)$$

where τ_{LH} and τ_{HL} stand respectively for the charging (“Low-High”) and discharging (“High-Low”) transient times, which will be driven by the pull-up and pull-down networks of the inverter cell (see Fig. 9), such that:

$$\tau_{LH} \simeq C_L \cdot \frac{\Delta v_{outLH}}{I_{pu}}, \quad \tau_{HL} \simeq C_L \cdot \frac{\Delta v_{outHL}}{I_{pd}} \quad (17)$$

where I_{pu} and I_{pd} stand for the pull-up and pull-down currents, respectively.

In order to obtain an accurate expression of (16), the transient response should be analyzed in different time intervals, according to the operation region of each transistor of the inverter at each time interval. However, for design purposes, some intuition can be obtained if the analysis is simplified by assuming that all transistors are operating in the saturation region during the transient response. This way, τ_{LH} can be computed as the time for an inverter output to reach a minimum voltage— $\Delta v_{outLH} = \Delta v_{outHL} = V_{dd}/2$ — in order to activate the next cell.

Based on these assumptions, and considering that enb = 0V, it can be derived from (16) and (17) that:

$$\tau_d \simeq C_L \cdot V_{dd} \left[\frac{1}{\beta_n \cdot (V_c - V_{thn})^2} + \frac{1}{\beta_p \cdot (V_{dd} - |V_{thp}|)^2} \right] \quad (18)$$

where V_{dd} is the supply voltage and β_n and β_p stand for the β parameter of transistors M_{n1} and M_{p1} , respectively.

Replacing (18) in (15), it can be shown that:

$$f_{osc} \simeq \frac{\alpha_{osc}}{\left[\frac{1}{(V_c - V_{thn})^2} + \frac{\alpha_\beta}{(V_{dd} - |V_{thp}|)^2} \right]} \quad (19)$$

where $\alpha_\beta = \beta_n/\beta_p$ and $\alpha_{osc} = \beta_n/(2 \cdot m_{ph} \cdot C_L \cdot V_{dd})$.

Note from (19) that, as expected, f_{osc} depends on V_c and $V_{bn,p}$ through the body effect of $V_{th(n,p)}$. In order to obtain the V-to-F characteristics that relate f_{osc} with the different control voltages, a Taylor series expansion of (19) as a function of those voltages can be derived. In order to simplify this analysis⁴, it will be assumed in (19) that $(V_{dd} - |V_{thp}|)^2 \gg (V_c - V_{thn})^2$, yielding to:

$$f_{osc} \simeq \alpha_{osc} \cdot (V_c - V_{thn})^2 \quad (20)$$

where V_{thn} depends on the bulk voltage of M_{n1} as either (1) or (2), giving rise to different performance in terms of linearity.

A. Bulk-Input Controlled VCROs

Let us analyse first the effect of using V_{bn} as control voltage and that V_{thn} depends on V_{bn} according to (1) with $V_{bs} = V_{bn}$. Applying a Taylor series expansion of (20), it can be shown that:

$$f_{osc} \simeq f_q + k_{VCO_1} \cdot V_{bn} + k_{21} \cdot V_{bn}^2 + k_{31} \cdot V_{bn}^3 + \dots \quad (21)$$

⁴Similar conclusions can be derived if the first term in the denominator of (19) is neglected, i.e. if $V_c \gg V_{thn}$.

where f_q is the quiescent (or running) oscillation frequency, k_{VCO1} is the VCRO gain and k_{n1} stands for the n -th order nonlinear terms, respectively given by:

$$\begin{aligned} f_q &= \alpha_{osc} \cdot (V_c - V_{thn0})^2 \\ k_{VCO1} &= \frac{\alpha_{osc} \cdot \gamma \cdot (V_c - V_{thn0})}{\sqrt{2}\phi_F} \\ k_{21} &= \frac{\alpha_{osc} \cdot \gamma}{8 \cdot \phi_F} \cdot \left[\gamma + \frac{(V_c - V_{thn0})}{\sqrt{2}\phi_F} \right] \\ k_{31} &= k_{21}/4 \end{aligned} \quad (22)$$

Let us consider that the VCRO cell is implemented using FD-SOI, and hence, V_{thn} depends on V_{bn} according to (2). Proceeding in a similar way, it can be shown that:

$$f_{osc} \simeq f_q + k_{VCO2} \cdot V_{bn} + k_{22} \cdot V_{bn}^2 \quad (23)$$

where $k_{VCO2} = 2 \cdot \alpha_{osc} \cdot (V_c - V_{thn0})$ and $k_{22} = \alpha_{osc} \cdot r_n^2$.

Note from (23) that only a second-order nonlinearity is obtained in the case of FD-SOI bulk-input controlled VCRO cells, while in the case of conventional bulk processes, higher-order nonlinear terms (3rd-order, 4th-order, etc.) are obtained as shown in (21). This is illustrated in Fig. 11(a), where f_{osc}/α_{osc} is represented for $V_c = 0.5V$, $V_{thn0} = 326mV$, $r_n \simeq 70mV/V$, $\gamma = 0.4\sqrt{V}$ and $\phi_F = 350mV$. An estimation of the nonlinear error can be computed as [28]:

$$\epsilon_{osc} = \frac{f_{osc} - f_{osc-ideal}}{f_{osc-ideal}} \quad (24)$$

where $f_{osc-ideal}$ stands for the ideal (perfectly linear) V-to-F characteristic of the VCRO.

Fig. 11(b) depicts the nonlinear error for both FD-SOI and bulk CMOS, corresponding to the V-to-F characteristics shown in Fig. 11(a). It is clear how the use of FD-SOI technology to apply the bulk terminal as a control voltage of VCROs can reduce the nonlinear error in several orders of magnitude. Moreover, only comparing the expressions of the 2nd-order terms in (21) and (23), it can be shown that k_{22} is lower than k_{21} , and the ratio k_{22}/k_{21} decreases with V_c . This is illustrated in Fig. 12 where k_{22}/k_{21} is represented for $V_c > V_{thn0}$ for the same MOS parameters used in Fig. 11. This way, V_c and V_{bn} can be combined to reduce the nonlinearity of VCROs within a given frequency tuning range as will be demonstrated later by transistor-level simulations.

B. Gate-Input Controlled VCROs

Let us consider now the most conventional case in which the control voltage of the VCRO cell is the gate voltage of M_{n1} , i.e. V_c , and there is not any body effect, i.e. $V_{bn} = 0$ and $V_{bp} = V_{dd}$. In this case, it can be shown from (20) that the oscillation frequency is given by:

$$f_{osc} \simeq \alpha_{osc} \cdot V_{thn0}^2 - 2\alpha_{osc} \cdot V_{thn0} \cdot V_c + \alpha_{osc} \cdot V_c^2 \quad (25)$$

Comparing (23) and (25), it is clear that in both cases, quadratic dependencies on the control voltages are obtained. However, the second-order nonlinear term (k_{22}) in FD-SOI case – eq. (23) – is attenuated by the body factor, which in




Fig. 11. Bulk-input VCROs: (a) f_{osc}/α_{osc} vs. V_{bn} . (b) Nonlinear error (ϵ_{osc}).




Fig. 12. Comparison of the second-order non-linear term of the V-to-F characteristic in bulk-input VCROs: CMOS (k_{21}) vs. FDSOI (k_{22}).

the 28-nm technology process is $r_n \simeq 70mV/V$, i.e. almost two orders of magnitude lower than the nonlinearity obtained in the case of conventional gate-controlled VCROs – Eq. (25).

This is verified by transistor-level simulations as shown in Fig. 13, where the V-to-F characteristic of the VCRO in Fig. 9 is depicted. Note that, as predicted by the above theoretical analysis shown in eqs. (19)-(25) – also illustrated in Fig. 11, the use of bulk-input voltage drastically improves the nonlinear error, at the price of reducing the frequency tuning range with respect to the gate-input case. However, as can be shown in (23), both f_q and k_{VCO} can be tuned also through the gate control voltage, V_c . This feature increases the flexibility and reconfigurability of VCROs in terms of frequency tuning range, thanks to the combined action of both gate- (V_c) and bulk-input (V_{bn}) control voltages, as depicted in the simulations shown in Fig. 13. As shown in Fig. 13(a), a wider tuning range can be achieved by using V_c as control voltage, due to its direct effect on f_q . The overall tuning range of f_{osc} is also controlled by V_{bn} through k_{VCO} – see Eq. (21). However, the nonlinear error is much lower if V_{bn} is used as control voltage, as illustrated in the simulated error shown in Fig. 13(b).

The effect of PVT variations and technology parasitics




Fig. 13. Transistor-level simulation of the V-to-F characteristic and nonlinear error of a VCRO in 28-nm FD-SOI CMOS: gate-input (V_c) vs. bulk-input (V_{bn}).




Fig. 14. Effect of technology corners on the nonlinear error of the designed VCRO for $V_c = 510\text{mV}$. The notation used for the corners is the following: SS: Slow-Slow, TT: Typical-Typical, FF: Fast-Fast.

have been taken into account in this design example. As an illustration, Fig. 14 shows the impact of the main technology corners of transistor models for $V_c = 510\text{mV}$. The worst-case nonlinear error is -0.6% – obtained for Fast-Fast (FF) corner when the input signal is close to 1V . Note that this value is still better than that obtained for gate-input VCRO topologies (see Fig. 13(b)). This combined effect of gate-control voltage and bulk-input signals can be exploited to improve the performance of some analog systems which require linear VCROs, such as frequency-based $\Sigma\Delta$ ADCs as described in the next section.

V. APPLICATION TO VCRO-BASED $\Sigma\Delta$ ADCs

In the last years, VCROs are being used to build $\Sigma\Delta$ ADCs in order to palliate the reduced dynamic range caused by the technology downscaling in conventional, amplitude-based, quantizers, and $\Sigma\Delta$ loop filters [8]–[19]. For the purposes of the analysis presented in this paper, and without the loss of generality, let us consider as case studies single-loop VCRO-based $\Sigma\Delta$ architectures based on the topologies proposed in [17], [18].




Fig. 15. Bulk-input 1st-order VCRO-based $\Sigma\Delta$ M. (a) Block diagram. (b) Equivalent behavioral model. (The system is implemented in practice using a pseudo-differential topology – similar to other VCO-based $\Sigma\Delta$ Ms [17], [29]).

A. First-order bulk-input VCRO-based $\Sigma\Delta$ Modulator

Considering this approach, a bulk-input multi-phase VCRO like that shown in Fig. 9 can be used to implement a 1st-order $\Sigma\Delta$ M as conceptually depicted in Fig. 15(a). The input signal of the $\Sigma\Delta$ M is connected at the back-gate terminal (V_{bn}) of the VCRO (see Fig. 9), which implements the front-end integrator of the $\Sigma\Delta$ M as shown in the equivalent behavioral model shown in Fig. 15(b) [18]. This VCRO drives a (up/down) counter, which counts the number of transitions of the input signal within a given time period, i.e. sampling time, $T_s = 1/f_s$, with f_s being the sampling frequency. As a result, this block acts as a digital differentiator and as quantizer, generating a digital representation of the input signal plus a phase quantization error [11], [17], as conceptually shown in the model of Fig. 15(b)⁵. The VCRO-based $\Sigma\Delta$ M loop is closed by a Flip-Flop (FF) sampling register, which feeds the $\Sigma\Delta$ M output back to the VCRO in order to reset its counter, thus avoiding its saturation [17].

In a more practical implementation – as the one used in this example – a pseudo-differential circuit realization is considered, so that the common-mode input frequency of Fig. 15(b) – corresponding to f_q – can be nulled by the action of the differential topology. Thus, assuming a linear model for the quantizer blocks in Fig. 15(b), it can be shown that the Z-domain transform of the modulator output is given by:

$$Y(z) = \frac{k_{VCO}}{f_s} \cdot V_{in}(z) + (1 - z^{-1}) \cdot E_{\phi}(z) \quad (26)$$

where k_{VCO} stands for the VCRO gain and E_{ϕ} denotes the Z-transform of the phase quantization error associated to the VCRO and the sampling process carried out in the FF register. In the circuit design used as a case study, eleven phases ($m_{ph} = 11$) will be used for the VCRO, and f_{osc} can be tuned in a wide range by combining V_c and V_{bn} as shown in Fig. 13(a). A True Single-Phase Clock (TSPC) logic based FF is used to

⁵Note that the quantizer block included to model the behavior of the VCO-based integrator, emulates the effect of phase quantization [11], [17].




Fig. 16. Proposed TSPC-based up/down counter: (a) Schematic. Equivalent circuit during (b) off-on transition of reset and (c) off-on transition of ϕ_i .

implement the sampling register, since it consumes less power and occupies less area than conventional logic circuits [30].

Fig. 16(a) shows the proposed up/down reset counter circuit for a single VCO phase, ϕ_i , which is also based on TSPC logic. The counter is made up of a pull-down and a pull-up network. At rising edges of the reset signal, the output will be a “0” logic, whereas at rising edges of ϕ_i , the output will be a logic “1”. Let us consider first the operation of the pull-up network of this circuit, i.e. during the off-on transition of reset signal as shown in Fig. 16(b). When reset signal is “0”, the implicit capacitance at node “b” will be charged so that the voltage at this node is V_{dd} and both M_{n3} and M_{p1} will be turned on for a short period of time. During this short period, the current flowing through M_{n3} will charge the capacitance at node “a” so that this node will reach to a maximum value of $V_{dd} - V_{th}$, leading to a “0” logic at the output of the inverter. The action of M_{n3} is enhanced by the positive feedback implemented by the auxiliary pMOS transistor, M_{p2} , which is placed between the input and output terminals. The opposite situation happens when the pull-down network is active during the off-on transition of ϕ_i (Fig. 16(c)). In this case, the inverted delayed version of ϕ_i , denoted as $\overline{\phi_i}$, switches from on to off with a given delay with respect to ϕ_i . During this delay period, both signals ϕ_i and $\overline{\phi_i}$ are overlapped, so that both transistors M_{n1} and M_{n2} are on, and hence the current flowing through them discharges the implicit capacitance at node “a”, and the counter output is “1”.

The VCRO-based $\Sigma\Delta M$ of Fig. 15 has been designed in a 28-nm FD-SOI CMOS technology in order to show the benefits of using bulk-input VCROs – rather than gate-input VCROs – on the linearity of frequency-based $\Sigma\Delta$ ADCs. Fig. 17 shows this feature, by depicting two transistor-level simulated output spectra⁶ of the 1st-order VCRO-based $\Sigma\Delta M$ clocked at $f_s = 500\text{MHz}$, with a 1.24-MHz input sinewave signal and two values of V_c , namely: $V_c = 400\text{mV}$ and $V_c = 500\text{mV}$. It can be shown how the latter case yield to

⁶All transistor-level simulations shown in this paper were carried out in Cadence Spectre[®], by including electronic noise to accurately estimate the in-band noise power as well as the impact of phase noise in VCROs. Nevertheless, a detailed study on the influence of phase noise is beyond of this paper, which is focused on the nonlinear behavior of VCROs.




Fig. 17. Output spectra of a bulk-input VCRO-based 1st-order $\Sigma\Delta M$ for different values of V_c .

a higher harmonic distortion –with HD_3 being in the order of -30dB – while a proper combination of bulk- and gate- control voltages of the VCRO can drastically reduce the harmonic distortion of the modulator.

Note that if an input signal is applied at the gate terminal of the VCRO, i.e. using V_c as the input node of the $\Sigma\Delta M$, a similar noise-shaping performance can be obtained as compared to the bulk-input case. This is illustrated in the output spectra shown in Fig. 18, where the 1st-order VCRO-based $\Sigma\Delta M$ is simulated by considering two cases: a gate-input (conventional case) and a bulk-input (proposed approach). In both cases, similar noise-shaping is obtained, and the estimated power consumption is $141.5\mu\text{W}$ in both cases. However, in the case of the input signal applied at the gate terminal, the maximum input Dynamic Range (DR) corresponds to a peak-to-peak input amplitude of only $V_{in-pp} = 40\text{mV}$, whereas in the bulk-input case, the input DR can be extended up to $V_{in-pp} = 400\text{mV}$, i.e. ten times higher in terms of the input DR of the ADC. Moreover, the input amplitude range of a conventional (gate-input) case can be increased, although the performance of the modulator will be degraded by the nonlinearity. This is illustrated in Fig. 19, where two cases are compared: an input sinewave with $V_{in-pp} = 100\text{mV}$ applied at the gate of the VCRO (conventional case), and an input with $V_{in-pp} = 400\text{mV}$ applied at the bulk (proposed approach).

The main reason for such a difference in the input range of both cases, gate-input and bulk-input, is due to the wider variation of f_{osc} with respect to V_c and V_{bn} – also illustrated in Fig. 13. Therefore, the frequency range, and consequently the input-voltage range, can be increased if the input signal is applied at the gate of the front-end VCO, at the price of reducing the input amplitude range.

The effect of V_c and V_{bn} on the input DR is better illustrated in Fig. 20, that represents the Signal-to-(Noise+Distortion) Ratio (SNDR) versus the input signal amplitude, by considering a signal bandwidth of $\text{BW} = 10\text{MHz}$. Note that, although similar values of SNDR are obtained in both gate- and bulk-input cases, in the later case (bulk input), higher values of input amplitudes can be digitized. Thus, the Full-Scale (FS) input amplitude corresponds to 500-mV if the input signal is applied at the body terminal, whereas that FS is reduced




Fig. 18. Output spectra of a 1st-order VCRO-based $\Sigma\Delta$ M considering an input 1-MHz sinewave signal in two cases: a bulk-input VCRO with $V_{in-pp} = 400$ mV amplitude and a gate-input VCRO with $V_{in-pp} = 40$ mV.




Fig. 19. Output spectra of the 1st-order VCRO-based $\Sigma\Delta$ M, considering a bulk-input VCRO with a $V_{in-pp} = 400$ mV amplitude and gate-input VCRO with a $V_{in-pp} = 100$ mV. Note that the magnitude of the FFT is represented in dBV, i.e. not referred to the FS of the modulator, in order to show the differences in the signal amplitude range for the different cases under study.

to 50-mV if the input signal is applied at the gate terminal. However, the input DR obtained in both cases is similar, corresponding to higher input amplitudes in the bulk-case as compared to gate-input case. This feature can be exploited in a practical design by properly combining the action of V_c and V_{bn} as control voltages of the front-end VCRO in $\Sigma\Delta$ Ms. This way, depending on the input signal amplitude range, either the gate- or the bulk- nodes could be used as the input terminal, while the other is used as an additional control voltage, thus increasing the overall input DR that can be digitized by a given ADC, while keeping the linearity. This is also illustrated in Fig. 20, by showing the effect of varying V_c , while keeping the bulk terminal (V_{bn}) as the input node. This is another potential application of the presented technique, which allows an ADC to adapt the DR to the range of input signals to be digitized.

Following the same approach, a second-order VCRO-based $\Sigma\Delta$ M can be implemented as depicted in Fig. 21(a). In this case, the only analog building block is the front-end bulk-input VCRO, while the rest of subcircuits in the $\Sigma\Delta$ M can be designed completely in the digital domain. Therefore, the harmonic distortion of the $\Sigma\Delta$ M will be mostly dominated by the front-end VCRO – as in the 1st-order $\Sigma\Delta$ M. Indeed, the second integrator of the 2nd-order $\Sigma\Delta$ M in Fig. 21 can be implemented by using a Digitally-Controlled ring Oscillator (DCO) driven by a counter, as proposed in [17]. The equivalent




Fig. 20. SNDR vs. input signal of a 1st-order VCO- $\Sigma\Delta$ M (BW = 10MHz), considering two cases: input applied at the gate terminal (V_c) and input applied at the bulk terminal (V_{bn}) for different values of V_c .




Fig. 21. Bulk-input 2nd-order VCRO-based $\Sigma\Delta$ M. (a) Block diagram. (b) Equivalent behavioral model. (The system is implemented in practice using a pseudo-differential topology – not shown here for the sake of simplicity).

system-level model of the 2nd-order VCRO-based $\Sigma\Delta$ M is shown in Fig. 21(b). Assuming a linear model for the quantizer blocks and that $c_2 = 2 \cdot c_1 / k_{DCO}$, the analysis of this model yields to an overall Signal Transfer Function (STF) and a Noise Transfer Function (NTF), respectively given by:

$$STF(z) = \frac{k_{VCO}}{f_s} \cdot z^{-2}, NTF(z) = (1 - z^{-2}) \quad (27)$$

where $c_1 = 1$ has been assumed. In this case, the phase quantization error of the VCRO, ϕ_1 , and the DCO, ϕ_2 , are respectively filtered by the following transfer functions:

$$N_{\phi_1} = (1 - z^{-1}) \cdot z^{-1}, N_{\phi_2} = \frac{(1 - z^{-1})^2}{k_{DCO}} \quad (28)$$

The modulator in Fig. 21 has been designed in a 28-nm FD-SOI technology in order to validate the use of bulk-input VCROs to improve the linearity in these kinds of $\Sigma\Delta$ ADCs. Fig. 22 shows a transistor-level simulation of the output




Fig. 22. Output spectra of the 2nd-order VCRO-based $\Sigma\Delta$ M clocked at $f_s = 1.6$ GHz for both bulk- and gate-input signal.

spectrum of the 2nd-order $\Sigma\Delta$ M for $f_s = 1.6$ GHz and a full-scale 1.24-MHz input sinewave⁷. It is shown how the use of bulk-input VCROs allow to drastically improve (up to 3-bit) the THD as compared with conventional VCROs—controlled by the gate voltage, V_c . In this design example, an effective resolution of 10-bit can be achieved for a 10-MHz signal bandwidth, with an estimated power consumption of 230μ W in both gate- and bulk- input cases.

VI. CONCLUSION

The effect of using body (bulk) terminal of MOS transistors as the input signal of analog circuits integrated in FD-DOI CMOS has been analysed in this paper with the objective of improving the linearity performance of some analog and mixed-signal circuits and systems. The analysis of basic building blocks – such as differential pairs, CMOS switches, voltage-controlled ring oscillators – and time-based ADCs, such as VCO-based $\Sigma\Delta$ modulators – reveals that the enhanced tuning of the threshold voltage provided by FD-SOI CMOS, and its linear dependence on the back-gate voltage, results in an improved performance in terms of linearity with respect to conventional (gate-input) circuit techniques. Theoretical analyses carried out in this work are confirmed by transistor-level simulations of several circuits and systems designed in a 28-nm FD-SOI CMOS technology. These results open the doors for using the presented circuit techniques in analog and mixed-signal systems integrated in deep nanometer processes, and very specially in those applications in which linearity is one of the main limiting specifications.

ACKNOWLEDGMENT

The authors would like to thank the Associate Editor and the anonymous reviewers for their constructive and valuable comments and suggestions to improve the quality of this paper.

REFERENCES

[1] A. Cathelin, “Fully Depleted Silicon on Insulator Devices CMOS,” *IEEE Solid-State Circuits Magazine*, vol. 7, pp. 18–26, Fall 2017.

⁷As in the case of the 1st-order $\Sigma\Delta$ M, the full-scale input range of the 2nd-order $\Sigma\Delta$ M increases by a factor of ten – in this design example – as compared to the gate-input case. Thus, a 50-mV input amplitude was used for the gate-input case and a 500-mV input was used for the bulk-input simulation.

[2] S. Ong *et al.*, “22nm FD-SOI Technology with Back-biasing Capability Offers Excellent Performance for Enabling Efficient, Ultra-low Power Analog and RF/Millimeter-Wave Designs,” *Proc. of the IEEE Radio Frequency Integrated Circuits Symposium*, pp. 323–326, June 2019.

[3] J. Ahmadi-Farsani and J. M. de la Rosa, “Bulk-Input VCO-Based Sigma-Delta ADCs with Enhanced Linearity in 28-nm FD-SOI CMOS,” *Proc. of the IEEE Int. Symposium on Circuits and Systems (ISCAS)*, May 2019.

[4] N. Hammler, A. Cathelin, P. Cathelin, and B. Murmann, “A Spectrum-Sensing DPD Feedback Receiver With 30 Reduction in ADC Acquisition Bandwidth and Sample Rate,” *IEEE Transactions on Circuits and Systems – I: Regular Papers*, vol. 66, pp. 3340–3351, September 2019.

[5] A. Finocchiaro, G. Papotto, E. Ragonese, and G. Palmisano, “A 28-nm FD-SOI CMOS Variable-Gain Amplifier With Body-Bias-Based DC-Offset Cancellation for Automotive Radars,” *IEEE Transactions on Circuits and Systems – II: Express Briefs*, vol. 66, pp. 1693–1697, October 2019.

[6] L. Gao, E. Wagner, and G. Rebeiz, “Design of E- and W-Band Low-Noise Amplifiers in 22-nm CMOS FD-SOI,” *IEEE Transactions on Microwave Theory and Techniques*, 2019.

[7] K. Kim and C. Yoo, “Time-Domain Operational Amplifier with Voltage-Controlled Oscillator and Its Application to Active-RC Analog Filter,” *IEEE Transactions on Circuits and Systems – II: Express Briefs*, vol. 67, March 2020.

[8] M. Z. Straayer *et al.*, “A 12-Bit, 10-MHz Bandwidth, Continuous-Time $\Sigma\Delta$ ADC With a 5-Bit, 950-MS/s VCO-Based Quantizer,” *IEEE J. of Solid-State Circuits*, vol. 43, pp. 805–814, April 2008.

[9] M. Z. Straayer and M. H. Perrot, “A Multi-Path Gated Ring Oscillator TDC With First-Order Noise Shaping,” *IEEE J. of Solid-State Circuits*, vol. 44, pp. 1089–1098, April 2009.

[10] M. Park and M. H. Perrott, “A 78 dB SNDR 87 mW 20 MHz Bandwidth Continuous-Time $\Sigma\Delta$ ADC With VCO-Based Integrator and Quantizer Implemented in 0.13 μ m CMOS,” *IEEE J. of Solid-State Circuits*, vol. 44, pp. 3344–3358, December 2009.

[11] J. Kim *et al.*, “Analysis and Design of Voltage-Controlled Oscillator Based Analog-to-Digital Converter,” *IEEE Transactions on Circuits and Systems I: Regular Papers*, vol. 57, pp. 18–30, January 2010.

[12] K. Reddy and B. Haroun, “A 16mW 78dB-SNDR 10MHz-BW CT- $\Delta\Sigma$ ADC Using Residue-Cancelling VCO-Based Quantizer,” *IEEE ISSCC Digest of Technical Papers*, pp. 152–153, February 2012.

[13] G. Taylor and I. Galton, “A Reconfigurable Mostly-Digital $\Delta\Sigma$ ADC with a Worst-Case FOM of 160dB,” *IEEE J. of Solid-State Circuits*, pp. 983 – 995, April 2013.

[14] W. Yu, K. Kim, and S. Cho, “A 0.22ps_{rms} Integrated Noise 15-MHz Bandwidth Fourth-Order $\Delta\Sigma$ Time-to-Digital Converter Using Time-Domain Error-Feedback Filter,” *IEEE J. of Solid-State Circuits*, vol. 50, pp. 1251–1262, May 2015.

[15] M. Amin and B. Leung, “Design Techniques for Linearity in Time-Based $\Sigma\Delta$ Analog-to-Digital Converter,” *IEEE Transactions on Circuits and Systems – II: Express Briefs*, vol. 63, pp. 433–437, May 2016.

[16] S.-J. Huang *et al.*, “A 125MHz-BW 71.9dB-SNDR VCO-Based CT $\Delta\Sigma$ ADC with Segmented Phase-Domain ELD Compensation in 16nm CMOS,” *IEEE ISSCC Digest of Technical Papers*, pp. 470–471, Feb. 2017.

[17] A. Babaie-Fishani and P. Rombouts, “A Mostly Digital VCO-Based CT-SDM With Third-Order Noise Shaping,” *IEEE J. of Solid-State Circuits*, vol. 52, pp. 2141–2153, August 2017.

[18] F. Cardes *et al.*, “A 0.04-mm² 103-dB-A Dynamic Range Second-Order VCO-Based Audio $\Sigma\Delta$ ADC in 0.13- μ m CMOS,” *IEEE J. of Solid-State Circuits*, vol. 53, pp. 1731–1742, June 2018.

[19] M. Honarparvar *et al.*, “Design Considerations of MASH $\Delta\Sigma$ Modulators with GRO-based Quantization,” *Proc. of the IEEE Intl. Symp. on Circuits and Systems (ISCAS)*, May 2018.

[20] Y. Xie *et al.*, “A 10-Bit 5MS/s VCO-SAR ADC in 0.18- μ m CMOS,” *IEEE Transactions on Circuits and Systems II: Express Briefs*, vol. 66, pp. 26–30, January 2019.

[21] Z. Ding *et al.*, “A 0-5-1.1-V Adaptive Bypassing SAR ADC Utilizing the Oscillation-Cycle Information of a VCO-Based Comparator,” *IEEE J. of Solid-State Circuits*, vol. 54, pp. 968–977, April 2019.

[22] J. M. de la Rosa, *Sigma-Delta Converters: Practical Design Guide*. Wiley-IEEE Press, 2nd ed., 2018.

[23] J. Ahmadi-Farsani and J. M. de la Rosa, “Analysis of Linearity in FD-SOI Body-Input Voltage Controlled Ring Oscillators – Application to ADCs,” *Proc. of the IEEE Int. Midwest Symposium on Circuits and Systems (MWSCAS)*, August 2019.

[24] W. Sansen, “Distortion in Elementary Transistor Circuits,” *IEEE Trans. on Circuits and Systems – II: Analog and Digital Signal Processing*, vol. 46, pp. 315–325, March 1999.

- [25] W. Yu, S. Sen, and B. Leung, "Distortion analysis of MOS track-and-hold sampling mixers using time-varying Volterra series," *IEEE Trans. on Circuits and Systems – II: Analog and Digital Signal Processing*, vol. 46, pp. 101–113, February 1999.
- [26] P. Wambacq, G. Gielen, P. Kinget, and W. Sansen, "High-Frequency Distortion Analysis of Analog Integrated Circuits," *IEEE Trans. on Circuits and Systems – II: Analog and Digital Signal Processing*, vol. 46, pp. 335–345, March 1999.
- [27] P. Bora, D. Borggreve, and F. Vanselow, "Low-voltage low-distortion sampling switch design in 22 nm FD-SOI CMOS technology," *Proc. of the IEEE International Conference on Electronics, Circuits and Systems (ICECS)*, December 2017.
- [28] J. Kim and S. Cho, "A Time-Based Analog-to-Digital Converter Using a Multi-Phase Voltage-Controlled Oscillator," *Proc. of the IEEE Int. Symposium on Circuits and Systems*, pp. 3934–3937, May 2006.
- [29] X. Xing *et al.*, "Fully-VCO-based 0-2 MASH CT $\Delta\Sigma$ ADC," *IET Electronics Letters*, vol. 54, pp. 1018–1020, August 2018.
- [30] B. Razavi, "TSPC Logic [A Circuit for All Seasons]," *IEEE Solid-State Circuits Magazine*, vol. 8, pp. 10–13, Fall 2016.



Javad Ahmadi-Farsani (S'19) received the B.Sc. degree in electronic engineering from Shahrekord University, Iran, and the M.Sc. degree in electronic engineering with specialization in clock and data recovery systems from Shahed University, Tehran, Iran. In 2018, he joined the Institute of Microelectronics of Seville (IMSE) as a research scholar, where he is involved in the design of analog-to-digital converters. He is currently pursuing the Ph.D. degree at the Univ. of Seville. His research interests are in the field of analog and mixed-signal integrated

circuits.



Virginia Zúñiga-González (S'20) received the bachelor degree in electronic engineering in 2018 from the University of Cádiz, Spain. She is currently pursuing the master degree in Microelectronics at the University of Seville, with specialization in circuits and systems for acquisition and processing of sensory signals. She joined the Institute of Microelectronics of Seville (IMSE) as a research scholar since 2019, where she is involved in the design of analog-to-digital converters integrated in nanometer CMOS.



Teresa Serrano-Gotarredona (M'07) received the B.S. degree in Electronic Physics and the Ph.D. degree in VLSI neural categorizers from the University of Seville, Spain, in 1992, and 1996, respectively, and the M.S. degree in Electrical and Computer Engineering from The Johns Hopkins University, Baltimore, MD, in 1997. She was an Assistant Professor in the Electronics and Electromagnetism Department, University of Seville from 1998 until September 2000. Since September 2000, she has been a Tenured Scientist at the Sevilla Microelectronics Institute (IMSE-CNM-CSIC), Sevilla, Spain, and in July 2008 she was promoted to Tenured Researcher. She has been Visiting Professor/Fellow at Texas A&M University College-Station (USA), The University of Manchester (UK), and the University of Lincoln (UK). Her recent research interests include AER Vision chips, Real-Time Vision Sensing and Processing Chips, and nanoscale memristor-type AER systems. She has received two IEEE Transactions Best Paper Awards, and has been an Associate Editor (AE) of the PLoS ONE Journal and the IEEE Trans. on Circuits and Systems II. Presently, she is AE of the IEEE Trans. on Circuits and Systems I. From 2013 to 2015, she was the Chair of the IEEE Circuits and Systems Society Spain Chapter.



Bernabé Linares-Barranco (M'90-S'06-F'10) received the B.S. degree in electronic physics, the M.S. degree in microelectronics, and a first Ph.D. degree in 1990 from the University of Sevilla, Sevilla, Spain, in 1986, 1987, and 1990, respectively, and a second Ph.D. degree from Texas A&M University, College Station, TX, USA, in 1991. Since 1991, he has been with the Sevilla Microelectronics Institute (IMSE-CNM), from the Spanish Research Council (CSIC) of Spain, where he currently is Full Professor of Research. He has been a Visiting Professor/Fellow at The Johns Hopkins University, Baltimore, MD (USA), Texas A&M University, College-Station (USA), The University of Manchester (UK), and the University of Lincoln (UK). His recent interests are in Address-Event-Representation VLSI, real-time AER vision sensing and processing chips, memristor circuits, and extending AER to the nanoscale. He has received two IEEE Transactions Best Paper Awards, and has been an Associate Editor of the IEEE Trans. on Circuits and Systems II, the IEEE Trans. on Neural Networks, and Frontiers in Neuromorphic Engineering. From 2011 to 2013, he was the Chair of the IEEE Circuits and Systems Society Spain Chapter, and became an IEEE Fellow in 2010.



José M. de la Rosa (S'96-M'01-SM'06-F'20) received the M.S. degree in Physics in 1993 and the Ph.D. degree in Microelectronics in 2000, both from the University of Seville, Spain. Since 1993 he has been working at the Institute of Microelectronics of Seville (IMSE), which is in turn part of the Spanish Microelectronics Center (CNM) of the Spanish National Research Council (CSIC). He is presently the vice-director of IMSE and he is also a Full Professor at the Dept. of Electronics and Electromagnetism of the University of Seville. His main research interests

are in the field of analog and mixed-signal integrated circuits, especially high-performance data converters. In these topics, Dr. de la Rosa has participated in a number of National and European research and industrial projects, and has co-authored 6 books and some 250 international peer-reviewed publications, including journal and conference papers.

Dr. de la Rosa served as Distinguished Lecturer of the IEEE Circuits and Systems Society (term 2017-2018). He is the Editor in Chief of IEEE Transactions on Circuits and Systems – II: Express Briefs (TCAS-II) for the term 2020-2021 and has served as Deputy Editor in Chief of IEEE TCAS-II (2015-2019). He served as Associate Editor for IEEE Transactions on Circuits and Systems – I: Regular Papers, where he received the 2012-2013 Best Associate Editor Award and served as Guest Editor of the Special Issue on the Custom Integrated Circuits Conference (CICC) in 2013 and 2014. He served also as Guest Editor of the Special Issue of the IEEE J. on Emerging and Selected Topics in Circuits and Systems on Next-Generation Delta-Sigma Converters. He has been involved in the organizing committees of diverse IEEE conferences, including ISCAS, MWSCAS, ICECS, LASCAS, VLSI-SoC, and DATE, serving as TPC co-chair of MWSCAS12, ICECS12, LASCAS15 and ISICAS18-19. He has been a member of the Executive Committee of the IEEE Spain Section (terms 2014-2015 and 2016-2017), where he served as membership development officer during the term 2016-2017. He was elevated to the grade of IEEE Fellow in 2020.