



Regular paper

Effect of ionizing radiation on quasi-floating gate transistors

Clara Lujan-Martinez^{a,*}, José Hinojo-Montero^a, Fernando Muñoz^a, Francisco Rogelio Palomo^a, Pedro Martin-Holgado^b, Yolanda Morilla^b

^a Department of Electronic Engineering, University of Sevilla, 41092 Sevilla, Spain

^b National Centre of Accelerators, University of Sevilla / CSIC / Junta de Andalucía, 41092 Sevilla, Spain



ARTICLE INFO

Keywords:

Analogue and mixed-signal design
Low power
Low voltage
QFG
Pseudoresistors
Ionizing radiation

ABSTRACT

Low power and low voltage are key in modern design. The quasi-floating gate (QFG) has proven to be an adequate choice in numerous applications. However, so far, its use has not spread in high-radiation environments because of the lack of studies on the performance of this technique under radiation. This work addresses the effect of ionizing radiation in the QFG transistor. To this end, a specific DUT has been designed and irradiated up to 2,25 Mrad. The experimental results show a tolerable reduction in the equivalent resistivity of the pseudoresistor (a reverse biased n-well PN junction). The effect is due to the increase in the reverse saturation current of the diode present between the pseudoresistor's terminals, which is consistent with Displacement Damage Dose (DDD).

1. Introduction

The increasing demand for high-integrated, high-performance, and low-power solutions has led the microelectronics industry to promote aggressive downscaling of the CMOS technology in recent decades. Digital CMOS circuits have been successfully adapted to modern processes. Increased transistor switching frequency has allowed improving the performance of microprocessors and digital memories, while power consumption has been reduced [1]. However, analog and mixed-signal circuits do not benefit from downscaling [1,2]. Shrinking the gate-oxide thickness implies a non-proportional reduction of the threshold voltage with respect to the supply voltage. This results in limited signal headroom and poor signal-to-noise ratio [3]. Additionally, the intrinsic gain of transistors is reduced and, therefore poor gain and less precise circuits are expected [4]. Second-order effects that did not have a significant impact in classical technologies, such as undesired gate leakage current [5], large deviation of transistor parameters, and poor matching [6] become now important [7].

In this context, analogue and mixed signal designers face the need to provide novel techniques for high-performance, low-power, and low-voltage solutions that can overcome these new barriers. This challenge is even more extreme in applications such as aerospace, high-energy physics, nuclear, or medical radiation, where there is the need to

respond with robustness against radiation.

The most widely used techniques, at circuit level, to achieve low power and low voltage in analogue and mixed signal microelectronics are rail-to-rail operation, level shifters, weak inversion transistor biasing, bulk-driven approaches [8,9] feedback biasing [10] and multiple input floating-gate (FG) [11] and quasi-floating gate (QFG) based structures [12]. The FG and QFG techniques are very interesting proposals for low-voltage solutions, as they do not require extra power consumption. The QFG transistor was proposed in [12] and [13]. Since then, designers have intensively used it to provide low-power solutions that perform: low-voltage operation, rail-to-rail operation [14], high linearity [15], class AB behaviour [14,16,17] high gain-bandwidth product [18], as well as a way to combine in one topology the advantages of low-voltage operation of bulk-driven approaches with the high performance of gate-driven [19,20].

Consequently, a wide number of low-power and low-voltage analogue and mixed-signal circuits are found in the literature that use QFG transistors. For instance: mixers [12], analogue switches [13], programmable gain amplifiers [21-23], rectifiers [24], multipliers [25], filters [26,27], track-and-hold circuits [13], analogue-to-digital and digital-to-analogue converters [28] or logical families [29].

Due to its versatility, the QFG transistor is expected to be relevant in the design of circuits for harsh environments. In fact, [30] proposes a

* Corresponding author at: Departamento de Ingeniería Electrónica, Escuela Técnica Superior de Ingeniería, Universidad de Sevilla, Camino de los Descubrimientos s/n 41092 Sevilla, Spain.

E-mail addresses: ciltujan@us.es (C. Lujan-Martinez), jhinojo@us.es (J. Hinojo-Montero), fmunoz@us.es (F. Muñoz), fpalomo@us.es (F.R. Palomo), pmartinholgado@us.es (P. Martin-Holgado), ymorilla@us.es (Y. Morilla).

<https://doi.org/10.1016/j.aeue.2023.154777>

Received 7 February 2023; Accepted 4 June 2023

Available online 10 June 2023

1434-8411/© 2023 The Author(s). Published by Elsevier GmbH. This is an open access article under the CC BY-NC-ND license (<http://creativecommons.org/licenses/by-nc-nd/4.0/>).




Fig. 1. General structure of a) capacitive coupling and b) multiple input QFG transistor.




Fig. 2. Detailed behaviour of the QFG transistor ($\beta_k = \frac{C_k}{C_T}$).




Fig. 3. Reverse-biased n-well PN junction (R_{LARGE}).

Charge Sensitive Amplifier (CSA) that uses QFG transistors to boost the gain of the operational amplifiers. Regarding radiation effects, this reference assesses by simulation the impact of high-energy particles, single-event transients (SETs), on the proposed architecture. However, the authors do not present experimental results on the impact of SETs or accumulative radiation effects on the performance of the QFG technique.

Our work addresses, supported by experimental results, the effect of ionizing radiation on QFG transistors. The document is organized as follows: Section 2 introduces the QFG technique and the implementation of pseudoresistors. Section 3 details the hypothesis and methodology used in this work and describes the proposed device under test (DUT). Section 4 focuses on the experiment, covering from the test requirements to the proposed test setup, while section 5 shows and discusses the experimental results. Finally, some conclusions are drawn in section 6.

2. The quasifloating-gate transistor

2.1. Quasi-floating gate transistor

As stated in the previous section, the QFG transistor was first introduced as a variation of the well-known capacitive coupling. Classical capacitive coupling, Fig. 1a, allows isolating the DC bias setting circuit from the driving signal source, which is very convenient in low-power and/or low-voltage environments. This technique acts as a first-order high-pass filtering from the signal input (V_i) to the gate of the transistor with a cutoff frequency of $1/2\pi RC$.

In the context of integrated circuits, the practical values of resistors and capacitors result in relatively high cut-off frequencies for this filtering, and thus, the use of the technique is limited to RF narrow band applications.

An efficient way to achieve very low cutoff frequencies (or equivalently large time constants) is to replace the resistor with a pseudoresistor [31]. Pseudoresistors are small-area integrated devices that can provide extremely large resistances (in the order of $G\Omega - T\Omega$) when they are properly biased. This significantly extends the use of capacitive coupling even when small capacitors are used. The resulting structure is the so-called QFG transistor, and its more general representation is shown in Fig. 1b where multiple input signals are applied, and weighted averaging is achieved at the gate of the transistor in a simple and compact way. In Fig. 2, the behaviour of the circuit is graphically detailed. In DC, capacitors C_1 and C_2 are open circuits and, since the current flow through the resistor is negligible, the DC voltage at the transistor gate is set to V_{BIAS} . In small signal operation, the capacitors couple the input signals weighted by a factor β_1 or β_2 which will depend on the capacitor value for each of the inputs and the total capacitance. A simple mathematical analysis leads to the following expression for the voltage at the gate of the QFG assuming that the transistor parasitic capacitance is negligible.

$$V_G|_{QFG} = V_{BIAS} + \frac{sR_{LARGE}}{1 + sR_{LARGE}C_T} \sum_{k=1}^N C_k V_k \quad (1)$$

$$\text{where } C_T = \sum_{k=1}^N C_k$$

The cutoff frequency of the equivalent high-pass filter is.

$$f_{cutoff} = \frac{1}{2\pi R_{LARGE} C_T} \quad (2)$$

Note that the exact value of R_{LARGE} and C_T is not relevant if the designer ensures that f_{cutoff} is at least one order of magnitude lower than the minimum interest frequency in the targeted application.

2.2. Practical implementation of the pseudoresistor

Several ways have been proposed in the literature to implement the above-mentioned pseudoresistor R_{LARGE} . For instance, [12] and [29]




Fig. 4. Reverse biased n-well PN junction physical model.




Fig. 5. QFG Voltage Follower.

introduce structures based on the reverse biased n-well PN junction available in a MOS transistor; a diode-connected pMOS or combinations of them. In other cases, the limitations of previous proposals are identified [32,33] or the authors propose to implement sufficient large resistors by biasing MOS transistors in the subthreshold region, either controlling the voltage at the gate of the transistor or imposing a very low current through it [32]. In this study, we will focus our efforts on the reverse biased n-well PN junction (Fig. 3) because it is a very simple structure that provides extremely high resistance and, therefore, a significant settling time (τ). This -elaborated in the next section-will facilitate the test setup and the drawing of conclusions.

3. Hypothesis and methodology

3.1. Hypothesis

The selected pseudo-resistor can be modelled as shown in Fig. 4. According to this model, R_{LARGE} is defined by the saturation current, I_s , of the reversed bias diode between terminals 'a' and 'b'.

When a silicon device is irradiated with γ rays, point defects are generated in the silicon crystal proportional to the dose. This phenomenon, well known for silicon detectors [34] based on reverse biased diodes, is referred to as Displacement Damage Dose (DDD). Specifically, and as described in [35], γ photons from a Co-60 source produces Compton electrons that could hit a silicon atom in the lattice. That primary knock-on atom (PKA) has enough energy to generate one Frenkel pair, also called a point defect. The result is the appearance of deep levels in the band energy diagram of the silicon. Co-60 γ rays are responsible for generating at least two deep levels in silicon [36] and it is well known [34], that deep levels in a reverse biased silicon diode produce an extra saturation current, $I_{S\gamma}$.

Specifically, according to semiconductor carrier transport theory [37], the recombination process is proportional to the carrier density. In a reverse biased diode, the carrier concentration in the depletion zone is

below the equilibrium concentration, so the recombination process is expected to be negligible. On the contrary, the generation rate (G) in reverse bias is relevant, as it depends on the deep trap concentration.

$$G \equiv \frac{n_i}{\tau_g} = \frac{\sigma_0 v_{th} N_t n_i}{2 \cosh\left(\frac{E_t - E_i}{KT}\right)} \quad (3)$$

where n_i is the intrinsic carrier concentration, τ_g is the generation lifetime, σ_0 is the trap capture cross section (assuming, $\sigma_0 = \sigma_p = \sigma_n$ equal trap cross section for holes and electrons), N_t is the trap concentration, E_t is the trap energy level, E_i is the intrinsic Fermi level and KT is the thermal energy unit.

Note that the generation rate is maximum when $E_t = E_i$ and decays exponentially for $E_t < E_i$ and $E_t > E_i$. Therefore, only deep levels near the intrinsic Fermi level contribute to the generation rate. The excess generation current (or saturation current) is given by

$$I_{S\gamma} = \int_0^W qGdx = \frac{n_i}{\tau_g} qW \quad (4)$$

where τ_g comes from equation (3), q is the elementary charge and W is the depletion layer width. In summary, after γ irradiation, we expect an increase in the saturation current for the reverse biased diodes, with a nonlinear dependence on the dose [38] and, consequently, a decrease in the value of R_{LARGE} . This effect will occur for irradiation doses significantly lower than those that will produce total ionizing dose (TID) effects. At low dose, the increase of saturation current is approximately linear and follows the empirical law [39]:

$$\frac{I_{S\gamma}}{V} = \alpha D \quad (5)$$

where $I_{S\gamma}$ is the increase of reverse saturation current with the radiation, V is the effective diode volume, D is the dose and α is the current-related damage factor ($\sim 4 \times 10^{-17}$ A/cm for Silicon, see for example [34]). The aim of this work is to validate the hypothesis that displacement damage mechanisms will affect the pseudo-resistor and to evaluate whether the reduction in equivalent resistivity is tolerable from the designer's point of view.

3.2. Proposed device under test

To evaluate the equivalent resistance of a pseudo-resistor, the transient response at the gate of the QFG transistor (node A) needs to be observed. However, this is not possible without affecting the measurement. The simplest way to obtain an indirect measurement of this voltage is to apply the QFG technique to the transistor acting as a follower in a classical voltage follower (VF) topology; see Fig. 5.

Theoretically, in a VF, the output voltage will perfectly follow the voltage at node A; specifically, the output will be the same except for the DC level that will be shifted by the V_{GS} drop. Note that in practise, the output voltage amplitude will be slightly attenuated due to the body effect of the nMOS transistor.

The expected transient output of the convectional VF is as follows:

$$v_o = \frac{g_m r_o}{1 + g_m r_o + g_{mb} r_o} v_i \approx \frac{g_m}{g_m + g_{mb}} v_i \quad (6)$$

As $1 + g_m r_o \gg 1$ and $g_m = k g_{mb}$. Note that $k < 1$ and it is dependent on the technology chosen.

In the case of the QFG version, this leads to the following:

$$v_o|_{QFG} \approx \frac{g_m}{g_m + g_{mb}} \cdot \frac{s R_{LARGE} C}{1 + s R_{LARGE} C} v_i \quad (7)$$

As a result of the specificities of this work and to validate our hypothesis, a device under test (DUT) was constructed where we could isolate the effect of the ionizing radiation on the pseudo-resistor. Using the structure from Fig. 5 as a starting point, it is noticeable that several devices will suffer the effects of radiation. This is the case of the




Fig. 6. Device under test (DUT).

Table 1
DUT sizing and biasing conditions.

Device	Value	Unit
M1/M2	50/1.05	$\mu\text{m}/\mu\text{m}$
M3/M4/M5	100.2/1.05	$\mu\text{m}/\mu\text{m}$
M_{RLARGE}	15/1.2	$\mu\text{m}/\mu\text{m}$
I_{BIAS}	100	μA




Fig. 7. Expected output (V_{o_QFG} in blue and V_o in red).

transistor acting as a follower and the bias current which will be implemented by an nMOS transistor with an adequate fixed V_{GS} voltage. The latter can be addressed by using an on-chip current mirror biased with external (non-exposed to radiation) constant current I_{BIAS} . If M3 and M5 are carefully matched in the layout, it is expected that I_{BIAS} will be copied from M5 to M3 without additional error in the presence of radiation.

The effect on the transistor acting as follower (M1) cannot be avoided. To overcome this issue, a conventional VF with the same sizing will be included to serve as a reference and control sample during the experiment. The output voltage of the classical voltage follower provides enough information to determine whether the DUT is performing adequately and, therefore, its performance will be monitored throughout the entire experiment. Moreover, any change in the output of the conventional VF will be a consequence of the effect of the radiation in M2 and thus we will be able to compensate them on M1 as they are expected to be identical. Note that the two VFs have been biased in strong inversion and matched (M1 with M2 and M3, M4 with M5) in the layout to minimize discrepancies between them. Fig. 6 shows the proposed DUT and Table 1 summarizes the transistors value and biasing conditions.

V_{BIAS} is a DC voltage that will bias both followers, ensuring saturation operation for all the transistors. This means that the expected output voltage for the classical VF will be a constant DC voltage equal to $V_{BIAS} - V_{GS|M1/2}$. V_i is a sinusoidal input signal with amplitude A_i that will be applied to the QFG version to evaluate the technique as in a real application. Note that the pseudo-resistor under study has a non-symmetrical behaviour [31] depending on the condition $V_a > V_b$ or $V_a < V_b$ (see Fig. 3).

Regarding operation, initially, C is fully discharged, and the expected output voltage will increase exponentially from 0 to a final value of $V_{BIAS} - V_{GS|M1/2}$. This DC voltage is superposed with a sinusoidal signal of amplitude $g_m / (g_m + g_{mb}) A_i \approx 0.83 A_i$ (see Fig. 7). Note that, as we apply an input voltage that will change over time, the R_{LARGE} in the previous expressions will correspond to the average resistance of the pseudo-resistor during the experiment. According to (4), the QFG-VF output reaches its final DC value with a time constant of $\tau = R_{LARGE} C$.

Regarding the capacitor, we are considering a poly-poly structure that uses SiO_2 as dielectric [40,41]. In the presence of radiation, the total number of holes generated in the dielectric per cm^2 that escape initial recombination, N_h is given by

$$N_h = f(E) g_0 D \cdot t \quad (8)$$

where $f(E)$ is the hole yield as a function of the electric field, g_0 is the density of electron-hole pairs generated per cm^3 and per rad, D is the dose in rad and t is the dielectric thickness in centimetres [40,41]. Note that the presence of holes will translate into an amount of trapped charge or, what is the same, an initial charge in the capacitor but it will not imply a change in the value of the capacitor or in the τ .

According to [40,41], $f(E)$ is extremely small for low electric fields such as the one that we expect during our experiment. So that trapped charge due to the ionizing radiation in the capacitors is negligible at low




Fig. 8. Logic block diagram of the proposed autonomous data acquisition system.




Fig. 9. Test Setup Diagram.




Fig. 10. Flow chart diagram of the control software developed.

doses where we expect a significant variation of R_{LARGE} and, it does not significantly affect the rest of the experiment.

In this scenario, variations in the τ of the QFG-VF are solely and directly caused by the radiation affecting the pseudo-resistor. Therefore, τ is an indirect measurement of the average value of R_{LARGE} and we can evaluate the changes of its value due to radiation. Moreover, using an extremely high R_{LARGE} will reduce the input frequency restriction, and consequently the sampling rate of the experiment, as a very large

settling time is expected.

4. Experiment and test setup

This section describes the experiment performed to assess the QFG under radiation.




Fig. 11. a) Photograph of the test setup b) detail of the DUT.






Fig. 12. Time constant versus radiation: 1st and 2nd campaigns.

4.1. Integration technology

As we want to evaluate the effect of ionizing radiation on pseudoresistors, in this experiment specifically gamma radiation, the DUT has been designed and manufactured in a standard CMOS 0.5 μm from ON Semi that uses a SiO_2 gate dielectric material of 13.5 nm thickness. This technology is highly sensitive to radiation due to the local oxide of silicon (LOCOS) process used for its field oxides [35]. To avoid TID effects, the dose of gamma radiation will be limited. In the case of validating the QFG technique under ionizing radiation for this technology, we could extend its use to modern processes where the LOCOS process is not used.



a)



b)

Fig. 13. R_{LARGE} vs radiation: a) 1st and 2nd campaigns and b) detail of the 1st campaign.

4.2. Test setup

The test setup has been designed according to current regulations and standards for testing cumulative effects of irradiation [42-45]. In these standards, the maximum stop time during the radiation is specified to not exceed two hours; otherwise, we will obtain unreliable intermediate measurements. Normally, measurements are made during stops scheduled for this purpose. However, since we expect settling times greater than the two-hour limit, we need to perform continuous monitoring of the circuit output. Furthermore, for safety reasons, access to the facility where the Co60 source is located is restricted during irradiation. Thus, the measurements must be performed remotely.

To satisfy these restrictions, an autonomous remote data acquisition system (DAQ) has been developed to supervise the experiment and acquire the output voltage of each VF in real time. The DAQ consists of a generation block, which is responsible for generating and injecting the corresponding stimulus to the DUT; an acquisition module, which oversees the acquisition and local storage of the voltage follower outputs; and a control block that supervises and controls the previous blocks and extracts and sends to a remote server the information from the intermediate memory. Fig. 8 shows a logic block diagram of the proposed DAQ system and Fig. 9 depicts its implementation. Note that the DAQ system includes two boards: one that serves as a holder to place the samples in front of the irradiator and another one that acts as an acquisition card, which oversees the distribution of the control signals and the excitation to the previous board and monitors the power supply and the reference voltages including the output. This second board, along with all the instrumentation, is located behind a lead wall to avoid exposure to radiation.

Specifically, the generation block consists of a waveform generator and a Source Measuring Unit (SMU). The first instrument generates the input signal V_i , while the SMU sets a proper biasing voltage V_{BIAS} . The




Fig. 14. Variation of R_{LARGE} versus Annealing time.

acquisition module is integrated by an oscilloscope; while the processing block corresponds to a laptop running the control and processing software described in the next section. This instrumentation was located inside a box covered with a layer of lead to protect sensitive equipment from the effects of radiation.

4.3. Control and processing software

This section describes the software developed to assist the implementation of a remote autonomous DAQ. Fig. 10 shows a flow chart that describes the software operation. First, the software initializes the instrumentation (waveform generator, SMU, and oscilloscope). To minimize errors during acquisition, the SMU is first configured, since it is responsible for providing the supply voltage ($V_{DD} = 5$ V) and the biasing voltage ($V_{BIAS} = 2.8$ V). Next, the waveform generator is configured to inject a sinusoidal input signal of 200 mV amplitude and 50 Hz frequency. Finally, the oscilloscope is initialized to start the acquisition process at a rate of 25Kbps. Each acquisition window contains 10 signal cycles and 4096 samples. Once the acquisition is complete, the software extracts the information from the oscilloscope for further processing and storage on a remote server. The first step of processing is based on the estimate of the average value of the voltage follower output that includes the QFG transistor. Since the expected response of the system is equivalent to that of an overdamped system, it was considered that the circuit output had reached its steady state when

the change in the mean is negligible. At that moment, the input stimuli and the bias voltage are turned off to ensure complete discharge of all the capacitances present in the circuit. This condition is guaranteed by waiting a time equivalent to the previous measurement time. Once the acquisition process is completed, it starts again.

4.4. Irradiation details

To measure the sensitivity of the QFG transistor to ionizing radiation, a source of Co-60, located inside a Gamma beam X200 irradiator from Best Theratronics, was used.

The DUTs were exposed to two irradiation campaigns at a controlled temperature of 22 °C. In the first, the DUTs were irradiated at a low rate to enhance the evaluation of the DUT. Note that we expected a significant variation in the behaviour of the device for low doses. Therefore, a lower radiation dose was required to accurately assess the effects of irradiation. Specifically, a dose rate of 218,4 rad (Si)/h was selected and applied for 948,84 h, resulting in a total dose of approximately 207 krad (Si). The second campaign was carried out at a standard radiation rate [42] and its duration was determined to assess the impact of high-dose accumulation on the DUT but it was limited to around 2 Mrad (Si) to avoid significant TID effects. As minimal variation is expected in this case, a greater accumulation between acquisitions does not imply information loss. Therefore, the samples were irradiated at a dose rate of 14.611 rad(Si)/h for 140 h, resulting in a total dose of 2,045 Mrad(Si). Finally, the samples were annealed at room temperature for 2040 h and additional results are provided from this period. Note that two samples were irradiated in this experiment. One was biased during the whole experiment, while the other was off during both irradiation campaigns. This implies that, in the case of the second sample, only the annealing information was obtained. Fig. 11 shows the final test setup at the Spanish National Center of Accelerators.

5. Experimental results and discussion

This section discusses the experimental results. The raw data stored from the measurements were visualized, analyzed, and processed. This post-processing calculates the DUT time constant and the equivalent resistor of R_{LARGE} . Fig. 12 and Fig. 13 show the time constant versus radiation and the average R_{LARGE} versus radiation, respectively. Annealing measurements were performed using the same setup as that used for the radiation experiment. The results for both samples are in perfect agreement, and no significant recovery is seen (Fig. 14 and Fig. 15).





Fig. 15. Comparison of τ during a) 1st and 2nd radiation campaigns and b) after 2040 h of annealing.

Based on the results, we can state that the resistivity of R_{LARGE} decreases with the increasing in γ -ray dose. Specifically, from around 1600 T Ω before irradiation to 50 T Ω at 2, 25 Mrad(Si). Note that this reduction is not linear and falls steeply in the first 50 krad(Si) (down to 200 T Ω), long before any expected TID effect. Therefore, our hypothesis has been validated and radiation displacement damage is responsible for the increase in the I_S of a reverse biased diode. As the observed effect is related to a body diode, it is reasonable to expect a similar behaviour in deep submicron technologies that are intrinsically TID resistant.

From the designer point of view, the decrease in R_{LARGE} implies an increase in the cutoff frequency of the high-pass filtering seen from the input to the gate of the transistor. This must be considered, especially in low-frequency applications. However, knowing that every 10 °C the saturation current approximately doubles [46], the effect of the temperature on the pseudoresistor is expected to be greater than the effect of the ionizing radiation, and therefore the former will be the limiting factor.

6. Conclusions

A wide number of applications and environments require low-power and/or low-voltage solutions. In this context, the QFG technique has demonstrated to be an interesting approach. However, until now, there are no studies on the viability of using this technique in high radiation environments. Thus, this work focuses on studying the effect of the ionizing radiation on pseudoresistors.

With this objective, a specific DUT has been designed and manufactured in a highly radiation sensitive technology. The DUT was irradiated with a Co-60 source observing an increase in the saturation current in the reverse biased silicon diode due to the appearance of deep levels in the energy band diagram of the silicon. Namely, displacement damage in the pseudoresistor results in a progressive decrease in resistivity, which is more significant at low radiation rates.

According to the results and for most applications, the variation of R_{LARGE} with temperature is expected to be more significant than with the irradiation and therefore, robust designs to temperature will also tolerate high doses of γ rays. Thus, this work is a starting point to pave the way for the use of QFG in harsh radiation environments.

Declaration of Competing Interest

The authors declare that they have no known competing financial interests or personal relationships that could have appeared to influence the work reported in this paper.

Data availability

Data will be made available on request.

Acknowledgments

Grant PID2021-127712OB-C22 funded by MCIN/AEI/ 10.13039/501100011033 and by “ERDF A way of making Europe” and grant P18-FR-4317 funded by the Andalusian “Consejería de Transformación Económica, Industria, Conocimiento y Universidades”

References

- [1] Baschiroto A, Chironi V, Cocciolo G, D'Amico S, de Matteis M, Delizia P. Low power analog design in scaled technologies. In: Proceedings of the Topical Workshop on Electronics for Particle Physics, no. ii: TWEPP 2009, 2009, pp. 103–109.
- [2] Annema AJ, Nauta B, van Langevelde R, Tuinhout H. Analog circuits in ultra-deep-submicron CMOS. *IEEE J Solid State Circuits* 2005;40(1):132–43. <https://doi.org/10.1109/JSSC.2004.837247>.
- [3] Annema AJ. Analog circuit performance and process scaling. *IEEE Trans Circuits Syst II: Analog and Digital Signal Processing* 1999;46(6):711–25. <https://doi.org/10.1109/82.769780>.

- [4] Pekarik J et al. RFCMOS technology from 0.25 μ m to 65nm: The state of the art. In: Proceedings of the Custom Integrated Circuits Conference, pp. 217–224, 2004, doi: 10.1109/cicc.2004.1358782.
- [5] Garg M, Suryagandh SS, Woo JCS. Scaling impact on analog performance of sub-100nm MOSFET's for mixed mode applications. *European Solid-State Device Research Conference* 2003:371–4. <https://doi.org/10.1109/ESSDERC.2003.1256891>.
- [6] Pelgrom MJM, Duinmaijer A, Welbers APG. Matching Properties of MOS Transistors. *IEEE J Solid State Circuits* 1989;24(5):1433–40.
- [7] Nauta B, Annema A-J. Analog/RF circuit design techniques for nanometerscale IC technologies. In: Proceedings of 35th European Solid-State Device Research Conference, 2005. ESSDERC 2005., 2005, vol. 2005, pp. 45–53. doi: 10.1109/ESSDER.2005.1546581.
- [8] Ballo A, Grasso AD, Pennisi S, Susinni G. A 0.3-V 8.5- μ A Bulk-Driven OTA. In: *IEEE Transactions on Very Large Scale Integration (VLSI) Systems*, doi: 10.1109/TVLSI.2023.3266806.
- [9] Sala RD, Centurelli F, Monsurrò P, Scotti G, Trifiletti A. A 0.3V Rail-to-Rail Three-Stage OTA With High DC Gain and Improved Robustness to PVT Variations. *IEEE Access* 2023;11:19635–44. <https://doi.org/10.1109/ACCESS.2023.3248303>.
- [10] Singh T, Sæther T, Ytterdal T. Feedback biasing in nanoscale CMOS technologies. *IEEE Trans Circuits Syst Express Briefs* 2009;56(5):349–53. <https://doi.org/10.1109/TCSII.2009.2019162>.
- [11] Rodríguez-Villegas E. Low Power and Low Voltage Circuit Design with the FGMOS Transistor, Jan. 2006, doi: 10.1049/PBCSO20E10.1049/PBCSO20E.
- [12] Ramírez-Angulo J, Urquidí CA, González-Carvajal R, Torralba A, López-Martín A. A new family of very low-voltage analog circuits based on quasi-floating-gate transistors. *IEEE Trans Circuits Systems II: Analog Digital Signal Processing* May 2003;50(5):214–20. <https://doi.org/10.1109/TCSII.2003.811434>.
- [13] Ramírez-Angulo J, López-Martín AJ, Carvajal RG, Chavero FM. Very low-voltage analog signal processing based on quasi-floating gate transistors. *IEEE J Solid State Circuits* 2004;39(3):434–42. <https://doi.org/10.1109/JSSC.2003.822782>.
- [14] Miguel JMA, Lopez-Martín AJ, Acosta L, Ramírez-Angulo J, Carvajal RG. Using floating gate and quasi-floating gate techniques for rail-to-rail tunable CMOS transconductor design. *IEEE Trans Circuits Syst I Regul Pap* 2011;58(7):1604–14. <https://doi.org/10.1109/TCSI.2011.2157782>.
- [15] Torralba A, et al. Tunable linear MOS resistors Using quasi-floating-gate techniques. *IEEE Trans Circuits Syst Express Briefs* 2009;56(1):41–5. <https://doi.org/10.1109/TCSII.2008.2010163>.
- [16] Garde MP, Lopez-Martín A, Algueta JM, Carvajal RG, Ramirez-Angulo J. Class AB amplifier with enhanced slew rate and GBW. *Int J Circuit Theory Appl* 2019;47(8): 1199–210. <https://doi.org/10.1002/cta.2650>.
- [17] Lv X, Zhao Y, Wang Y, Wen B. An improved non-linear current recycling folded cascode OTA with cascode self-biasing. *AEU-Int J Electron C* 2019;101:182–91. <https://doi.org/10.1016/j.aue.2019.01.023>.
- [18] Gupta R, Sharma S. Quasi-floating gate MOSFET based low voltage current mirror. *Microelectron J* 2012;43(7):439–43. <https://doi.org/10.1016/j.mejo.2012.04.006>.
- [19] Lujan-Martínez C, Torralba AJ, Carvajal RG, Pino J. Combining bulk-driven and RC-coupling for ultra-low voltage analog design. *DCIS conference* 2013:86–8.
- [20] Khatib F. The experimental results of the bulk-driven quasi-floating-gate MOS transistor. *AEU-Int J Electron C* 2015;69(1):462–6. <https://doi.org/10.1016/j.aue.2014.10.016>.
- [21] Pourashraf S, Ramirez-Angulo J, Lopez-Martín AJ, Gonzalez-Carvajal R, Algueta-Miguel JM. An Op-Amp Approach for Bandpass VGAs with Constant Bandwidth. *IEEE Trans Circuits Syst Express Briefs* 2018;65(9):1144–8. <https://doi.org/10.1109/TCSII.2018.2808236>.
- [22] Laskar NM, et al. Design of high gain, high bandwidth neural amplifier IC considering noise-power trade-off. *Microsyst Technol* 2021;27(2):585–99. <https://doi.org/10.1007/s00542-018-4142-5>.
- [23] Sharma P, Sharma K, Jatana HS, Madan J, Pandey R, Sharma R. A 1.1 μ W biopotential amplifier based on bulk-driven quasi-floating gate technique with extremely low-value of offset voltage. *Analog Integr Circuits Signal Process* 2020; 103(2):303–13. <https://doi.org/10.1007/s10470-020-01623-y>.
- [24] Pourashraf S, Ramírez-Angulo J, Hinojo Montero JM, González-Carvajal R, Lopez-Martín AJ. ± 0.25 -V Class-AB CMOS Capacitance Multiplier and Precision Rectifiers. *IEEE Trans Very Large Scale Integr VLSI Syst* 2019;27(4):830–42. <https://doi.org/10.1109/TVLSI.2018.2881249>.
- [25] Rocha-Perez JM, Zamora-Mejia G, Diaz-Armendariz A, Bautista-Castillo AI, Diaz-Sanchez A, Ramirez-Angulo J. A compact four quadrant CMOS analog multiplier. *AEU-Int J Electron C* 2019;108:53–61. <https://doi.org/10.1016/j.aue.2019.06.002>.
- [26] Garcia-Alberdi C, Lopez-Martín AJ, Acosta L, Carvajal RG, Ramirez-Angulo J. Tunable class AB CMOS Gm-C filter based on quasi-floating gate techniques. *IEEE Trans Circuits Syst I Regul Pap* 2013;60(5):1300–9. <https://doi.org/10.1109/TCSI.2012.2220504>.
- [27] Kumngern M, Kulej T, Khatib F, Stopjakova V, Ranjan RK. Nanopower multiple-input DTMS OTA and its applications to high-order filters for biomedical systems. *AEU-Int J Electron C* 2020;130(October):2021. <https://doi.org/10.1016/j.aue.2020.153576>.
- [28] Hyde J, Humes T, Diorio C, Thomas M, Figueroa M. A Floating-Gate Trimmed ,14-Bit, 250 Ms / s Digital-to-Analog Converter in Standard 0.25 μ m CMOS. 2002 Symposium on VLSI Circuits, pp. 328–331, 2002.
- [29] Garde M.P., Lopez-Martín A, Orradre D, Ramírez-Angulo J. Ultra-Low Power Subthreshold Quasi Floating Gate CMOS Logic Family for Energy Harvesting. In: 2018 IEEE 28th International Symposium on Power and Timing Modeling, Optimization and Simulation, PATMOS 2018, pp. 118–122, 2018, doi: 10.1109/PATMOS.2018.8463995.

- [30] Sánchez-Rodríguez T, Gómez-Galán JA, Márquez F, Sánchez-Raya M, Hinojo J, Muñoz F. Analog CMOS Readout Channel for Time and Amplitude Measurements with Radiation Sensitivity Analysis for Gain-Boosting Amplifiers. *IEEE Access* 2021;9:148421–32. <https://doi.org/10.1109/ACCESS.2021.3124644>.
- [31] Lopez-Martin A, Garde MP, Algueta-Miguel JM, Beloso-Legarra J, Carvajal RG, Ramirez-Angulo J. Energy-efficient amplifiers based on quasi-floating gate techniques. *Applied Sciences (Switzerland)* 2021;11(7):pp. <https://doi.org/10.3390/app11073271>.
- [32] Bikumandla M, Ramírez-Angulo J, Urquidí C, Carvajal RG, Lopez-Martin AJ. Biasing CMOS amplifiers using MOS transistors in subthreshold region. *IEICE Electronics Express* 2004;1(12):339–45. <https://doi.org/10.1587/elel.1.339>.
- [33] Seo I, Fox RM. Comparison of quasi-/pseudo-floating gate techniques and low-voltage applications. *Analog Integr Circuits Signal Process* 2006;47(2):183–92. <https://doi.org/10.1007/s10470-006-4818-0>.
- [34] Moll M. Displacement damage in silicon detectors for high energy physics. *IEEE Trans Nucl Sci Aug.* 2018;65(8):1561–82. <https://doi.org/10.1109/TNS.2018.2819506>.
- [35] Jarron P, et al. Deep submicron CMOS technologies for the LHC experiments. *Nucl Phys B Proc Suppl Aug.* 1999;78(1–3):625–34. [https://doi.org/10.1016/S0920-5632\(99\)00615-5](https://doi.org/10.1016/S0920-5632(99)00615-5).
- [36] Pintilie I, Lindstroem G, Junkes A, Fretwurst E. Radiation-induced point- and cluster-related defects with strong impact on damage properties of silicon detectors. *Nucl Instrum Methods Phys Res, Sect A Nov.* 2009;611(1):52–68. <https://doi.org/10.1016/J.NIMA.2009.09.065>.
- [37] Sze SM, “Semiconductor Devices, Physics and Theory”, 2nd ed. John Wiley & Sons.
- [38] Pintilie I, Fretwurst E, Lindström G, Stahl J. Results on defects induced by 60Co gamma irradiation in standard and oxygen-enriched silicon. *Nucl Instrum Methods Phys Res, Sect A Nov.* 2003;514(1–3):18–24. <https://doi.org/10.1016/J.NIMA.2003.08.079>.
- [39] Fretwurst E, et al. Bulk damage effects in standard and oxygen-enriched silicon detectors induced by ⁶⁰Co-gamma radiation. *Nucl Instrum Methods Phys Res, Sect A Nov.* 2003;514(1–3):1–8. <https://doi.org/10.1016/J.NIMA.2003.08.077>.
- [40] Enrique J. Tinajero-Perez, Jesus Ezequiel Molinar-Solis, Rodolfo Z. Garcia-Lozano, Pedro Rosales-Quintero, Jose M. Rocha-Perez, Alejandro Diaz-Sanchez, Arturo Morales-Acevedo, “Fowler-Nordheim Tunneling Characterization on Poly1-Poly2 Capacitors for the Implementation of Analog Memories in CMOS 0.5 μm Technology”, *Advances in Condensed Matter Physics*, vol. 2014, Article ID 632785, 7 pages, 2014. <https://doi.org/10.1155/2014/632785>.
- [41] Schwank JR, et al. Radiation Effects in MOS Oxides. *IEEE Trans Nucl Sci Aug.* 2008;55(4):1833–53. <https://doi.org/10.1109/TNS.2008.2001040>.
- [42] US Department of Defense, “MIL-STD-883 TM1019.9: ‘Ionizing Radiation (Total Dose) Test Procedure.’” [Online]. Available: <https://assist.dla.mil>.
- [43] US Department of Defense, “MIL-STD-750 TM1019.5: ‘Steady-State Total Dose Irradiation Procedure.’” 2016. [Online]. Available: <http://www.everyspec.com>.
- [44] European Space Component Coordination, “ESCC 22900-5: ‘Total Dose Steady-State Irradiation Test Method.’” 2016. [Online]. Available: <https://escies.org>.
- [45] ASTM International, “ASTM F1892 -12 (2018): ‘Standard Guide for Ionizing Radiation (Total Dose) Affects Testing of Semiconductor Devices’”.
- [46] Malvino AP, Bates DJ, Hoppe PE. *Electronic principles 2020;9th ed.*



FERNANDO MUÑOZ, Ph.D. Telecommunications Engineering (2002) University of Sevilla. Since 1997, he has been with the Department of Electronic Engineering where he is Full Professor. He was a Visiting Researcher at Natlab, Philips Research, The Netherlands and at the New Mexico State University, Las Cruces, in 2003. His research interests include low-voltage low-power analog and mixed signal circuit design and mixed-signal processing.



FRANCISCO R. PALOMO PINTO, PhD in Physics (2013) University of Sevilla, Spain. In 1999, he joined the Electronic Engineering Department of the same university where he is an assistant professor. His current research interests include simulation of radiation effects in electronics, radiation testing, and dynamical systems modeling



PEDRO MARTÍN-HOLGADO received his Physics degree in 2007 University of Sevilla, Spain. Since 2016, he has been with the Spanish National Centre of Accelerators where he is a Pre-doctoral Researcher. In 2019, he started as Cooperation Associate at CERN, where he collaborates with the R2E project. His research interests include dosimetry and radiation effects on electronic devices.



YOLANDA MORILLA GARCIA, Ph.D. Chemistry (2005), University of Sevilla, Spain. In 2006, she joined as staff the Spanish National Centre of Accelerators and she has been responsible of different projects in the field of radiation testing. Her current interests include radiation effects in electronics and materials, radiation testing and machine learning.



CLARA I. LUJÁN-MARTÍNEZ, Ph.D. in Telecommunications Engineering (2009) University of Sevilla. She joined the Electronic Engineering Department in 2007, where she is Associate Professor. In 2008, she was a visiting scholar at Imperial College (UK), and in 2011, visiting researcher at NXP Semiconductors (The Netherlands), respectively. Her main interests are in low power and low voltage analog and mixed-signal electronics and IoT.



JOSE M. HINOJO, Ph.D. Telecommunications Engineering (2016) University of Sevilla, Spain. Since 2007, he has been with the Electronic Engineering Department where he is currently a Postdoctoral Researcher. He was an Invited Researcher with the Klipsch School of Electrical Engineering, New Mexico State University in 2014, and with the Imperial College of London, U.K. in 2015. His research interests include power management, design of low-power low-voltage circuits, and mixed-signal processing.