

See discussions, stats, and author profiles for this publication at: <https://www.researchgate.net/publication/349740799>

# Neuromorphic Low-Power Inference on Memristive Crossbars With On-Chip Offset Calibration

Article in IEEE Access · March 2021

DOI: 10.1109/ACCESS.2021.3063437

CITATIONS

0

READS

27

6 authors, including:



**Charanraj Mohan**

Instituto de microelectronica de sevilla

10 PUBLICATIONS 14 CITATIONS

[SEE PROFILE](#)



**Luis Alejandro Camuñas-Mesa**

Spanish National Research Council

35 PUBLICATIONS 1,001 CITATIONS

[SEE PROFILE](#)



**E. Vianello**

Atomic Energy and Alternative Energies Commission

196 PUBLICATIONS 2,450 CITATIONS

[SEE PROFILE](#)



**Teresa Serrano-Gotarredona**

Spanish National Research Council

210 PUBLICATIONS 5,582 CITATIONS

[SEE PROFILE](#)

Some of the authors of this publication are also working on these related projects:



Exploiting Intrinsic properties of memristive devices for neuromorphic computation [View project](#)



Binarized Neural Network [View project](#)

Received February 11, 2021, accepted February 22, 2021, date of publication March 2, 2021, date of current version March 12, 2021.

Digital Object Identifier 10.1109/ACCESS.2021.3063437

# Neuromorphic Low-Power Inference on Memristive Crossbars With On-Chip Offset Calibration

CHARANRAJ MOHAN<sup>1</sup>, (Graduate Student Member, IEEE), L. A. CAMUÑAS-MESA<sup>1</sup>,  
JOSÉ M. DE LA ROSA<sup>1</sup>, (Fellow, IEEE), ELISA VIANELLO<sup>2</sup>, (Member, IEEE),  
TERESA SERRANO-GOTARREDONA<sup>1</sup>, (Senior Member, IEEE),  
AND BERNABÉ LINARES-BARRANCO<sup>1</sup>, (Fellow, IEEE)

<sup>1</sup>Instituto de Microelectrónica de Sevilla (IMSE-CNM), CSIC and Universidad de Sevilla, 41092 Seville, Spain

<sup>2</sup>CEA-LETI, 38054 Grenoble, France

Corresponding author: Bernabé Linares-Barranco (bernabe@imse-cnm.csic.es)

This work was supported in part by the International Consortium of Nanotechnologies (ICON) under Grant G0086; in part by EU (European Union) H2020 grants 824164 (HERMES), 871371 (MeM-Scales), 871501 (NeurONN), 899559 (SpinAge), PCI2019-111826-2 (APPROVIS3D); in part by the Spanish Ministry of Science and Innovation under Grant PID2019-105556GB-C31 (NANOMIND) and Grant PID2019-103876RB-I00 (CORDION) (with support from the European Regional Development Fund); and in part by the Junta de Andalucía under Grant US-1260118 (Neuro-Radio). The work of L. A. Camuñas-Mesa was supported by the VI PPIT through the Universidad de Sevilla.

**ABSTRACT** Monolithic integration of silicon with nano-sized Redox-based resistive Random-Access Memory (ReRAM) devices opened the door to the creation of dense synaptic connections for bio-inspired neuromorphic circuits. One drawback of OxRAM based neuromorphic systems is the relatively low ON resistance of OxRAM synapses (in the range of just a few kilo-ohms). This requires relatively large currents (many micro amperes per synapse), and therefore imposes strong driving capability demands on peripheral circuitry, limiting scalability and low power operation. After learning, however, a read inference can be made low-power by applying very small amplitude read pulses, which require much smaller driving currents per synapse. Here we propose and experimentally demonstrate a technique to reduce the amplitude of read inference pulses in monolithic neuromorphic CMOS OxRAM-synaptic crossbar systems. Unfortunately, applying tiny read pulses is non-trivial due to the presence of random DC offset voltages. To overcome this, we propose finely calibrating DC offset voltages using a bulk-based three-stage on-chip calibration technique. In this work, we demonstrate spiking pattern recognition using STDP learning on a small  $4 \times 4$  proof-of-concept memristive crossbar, where on-chip offset calibration is implemented and inference pulse amplitude could be made as small as 2mV. A chip with pre-synaptic calibrated input neuron drivers and a  $4 \times 4$  1T1R synapse crossbar was designed and fabricated in the CEA-LETI MAD200 technology, which uses monolithic integration of OxRAMs above ST130nm CMOS. Custom-made PCBs hosting the post-synaptic circuits and control FPGAs were used to test the chip in different experiments, including synapse characterization, template matching, and pattern recognition using STDP learning, and to demonstrate the use of on-chip offset-calibrated low-power amplifiers. According to our experiments, the minimum possible inference pulse amplitude is limited by offset voltage drifts and noise. We conclude the paper with some suggestions for future work in this direction.

**INDEX TERMS** Neuromorphic, low-power inference, pattern recognition, template matching, offset calibration, memristive crossbar, nano-synapse.

## I. INTRODUCTION

Neuromorphic computing has recently attracted more attention. It all started in the late 1980s, when Caver Mead first coined the term ‘neuromorphic’ and proposed the concept of

The associate editor coordinating the review of this manuscript and approving it for publication was Yong Chen<sup>1</sup>.

morphing the biological brain on a chip [1]. Like the biological brain, the main components in neuromorphic computing are neurons interconnected by synapses. The main idea of silicon neurons is to use sub-threshold transistor currents (in the order of nA) to mimic the biophysical properties of neurons. Such brain-inspired neuromorphic computing systems have been attractive because their co-location of memory

and processing units offers an alternative to classical von Neumann architectures [2].

Some of the best-known neuromorphic chips over the last few decades have been Neurogrid [3], [4], BrainScaleS [5], [6], TrueNorth [7], SpiNNaker [8] and Loihi [9], to mention just a few. Other chips of this type include Darwin [10], ROLLS [11], ODIN [12], and DYNAPs [13]. Comparisons of these chips based on specifications like technology, feature size, number of transistors, number of neurons, number of synapses, energy, etc. can be found in literature [14], [15]. There are also low-cost user-friendly boards like NeuroShield, featuring the NM500 neuromorphic chip, which can be driven by Raspberry Pi or Arduino [16].

### A. THE MEMRISTOR AS A FAVORABLE SYNAPSE

When Chua first coined the term ‘memristor’ in the early 70s, nobody even knew the device existed [17]. Later in 2008, when HP labs demonstrated the physical existence of memristors, several memristor models were proposed to study and explore their potential applications [18]–[22]. These sustained the neuromorphic community’s enthusiasm about creating and using memristors as favorable synapses for neuromorphic circuits. The non-volatile nature, analog behavior, nano-scale size, and monolithic CMOS compatibility of a memristor make it the candidate of choice for use as a synaptic element in neuromorphic circuits. Moreover, its nano-size existence aids its monolithic integration with silicon layers to build ultra-dense synaptic connections along with its CMOS counterpart. Research has been carried out into different memristor switching mechanisms, such as redox-based, phase-change, magnetic junction-based, and ferroelectric mechanisms, and into different physical models, such as conductive filaments, the Schottky barrier, charge trapping, and the electrochemical migration of point defects, in order better to understand the working physics behind the device and its switching phenomena [23]–[31].

ReRAMs are based on establishing a conductive filament during switching and have transpired as a promising artificial synaptic device for high-density synaptic crossbars mainly because of their robustness and their integration capability [32]. ReRAM technology combines the features of high-speed Static Random-Access Memory (SRAM) performance with the non-volatile properties of flash memories by implementing them at low power consumption. Metal oxide-based ReRAM comprises a transition-metal-oxide layer sandwiched between two metal electrodes so that when voltage pulses are applied to the electrodes the device shows a change in resistance.

Of all the different transition materials ( $\text{HfO}_2$ ,  $\text{NiO}$ ,  $\text{Al}_2\text{O}_3$ ,  $\text{Nb}_2\text{O}_5$ ,  $\text{SrTiO}_3$ ,  $\text{Pr}_{0.7}\text{Ca}_{0.3}\text{MnO}_3$ ,  $\text{CuO}_2$ ,  $\text{Ag}_2\text{S}$ ,  $\text{AgGeSe}$ , etc.),  $\text{HfO}_2$ -based devices are known for their high endurance, high switching speed, and low-switching energy [33]–[38]. In this work, OxRAM devices (the TiN-Ti- $\text{HfO}_2$ -TiN structure) with a series-connected MOSFET selector (creating the so-called ‘1T1R’ structure), are used as synapses, as

illustrated in Fig. 1(a). By applying a controlled voltage through the terminals of the 1T1R structure, the resistance of the device can be dynamically switched between Low Resistive State (LRS) and High Resistive State (HRS) [39], [40]. LRS is typically in the order of  $\text{k}\Omega$ , and HRS is in the order of hundreds of  $\text{k}\Omega$  to  $\text{M}\Omega$ . Fig. 1(b) shows a layout view of the 1T1R synapse in the MAD200 technology. The MAD200 hybrid fab-process involves: 1) a 130nm CMOS Standard Foundry Wafer with four Cu Metal layers M1, M2, M3, and M4, 2) TiN bottom electrode definition, 3) memory stack ( $\text{HfO}_2$  10nm/Ti 10nm/TiN) deposition, 4)  $\phi$  300 nm MESA<sup>1</sup> patterning, 5) placing of vias and 6) M5 layer deposition. Fig. 1(c) shows a microscopic cross-section view of the monolithically integrated hybrid CMOS and OxRAM MAD200 technology used here [41].

A thick oxide NMOS with  $W = 6.7\mu\text{m}$  and  $L = 0.5\mu\text{m}$  was used as the MOSFET selector. The OxRAMs were initially in a Pristine Resistive State (PRS) and their filaments were formed by applying a bias  $V_{\text{TS}} = 4\text{V}$  with  $10\mu\text{s}$  pulse width and a gate bias  $V_{\text{GS}} = 1\text{V}$ , to limit the current to a recommended compliance of about  $30\mu\text{A}$ . For a RESET (Erase) operation, a bias of  $V_{\text{ST}} = 3\text{V}$  with 100ns pulse duration was applied by keeping the gate fully ON ( $V_{\text{GT}} = V_{\text{DD}} = 4.8\text{V}$ ). For a SET (Write) operation, a bias of  $V_{\text{TS}} = 2.4\text{V}$  with 100ns pulse duration was applied along with the gate bias of  $V_{\text{GS}} = 1.5\text{V}$ . For a read operation, a read voltage of  $V_{\text{TS}} = V_{\text{Read}} = 0.3\text{V}$  was applied with a gate bias of  $V_{\text{GS}} = 4.8\text{V}$ . Table 1 shows the bias conditions for the different OxRAM operations. Since here the maximum voltage required for proper memristor operation was 4.8V, for convenience we used thick-oxide transistors for all our CMOS circuits with a common power supply of  $V_{\text{DD}} = 4.8\text{V}$ .

TABLE 1. Bias conditions for different OxRAM operations.

OxRAM operation	$V_{\text{TS}}$	$V_{\text{GS}}$	Pulse-width
Form	4V	1V	10 $\mu\text{s}$
Erase	-3V	4.8V	100ns
Write	2.4V	1.5V	100ns
Read	0.3V	4.8V	variable

### B. MEMRISTIVE CROSSBAR AND SNEAK-PATH CURRENTS

The term ‘crossbar switch’ dates from 1913, when J. N. Reynolds from Western Electric thought of using a cross-point or a coordinate array to operate a large number of relay contacts with only a small number of magnets [42]. In the early 2000s, many crossbar-based architectures were proposed, using two-terminal devices for memory, logic, and neuromorphic applications [43]–[48]. The crossbar-based neuromorphic circuits shown in Fig. 2 (a) comprise two layers of parallel lines that are perpendicular to each other and which act as word-lines ( $W_{1,2,3,4}$ ) and bit-lines ( $B_{1,2,3,4}$ ). They are

<sup>1</sup>Manufacturing Execution System Application (MESA) patterning is using a thick photoresist pattern. In a MESA-process, it is done after doping of impurities and before etching polysilicon.




FIGURE 1. (a) 1T1R structure, (b) Layout preview of 1T1R in MAD200 PDK, (c) Microscopic view of the monolithic integrated hybrid CMOS and OxRAM [41].




FIGURE 2. (a) A  $4 \times 4$  memristive crossbar, (b) Read current and sneak-path current in a  $4 \times 4$  memristive crossbar.

arranged in a two-dimensional array with a synaptic element at each intersection or cross-point. The synaptic elements can be programmed to ‘LRS’ or ‘HRS’, representing logic ‘1’ or ‘0’, respectively, when appropriate voltages are applied to the word-lines and bit-lines.

One big drawback of selector-less memristive crossbars is the sneak-path current. Sneak-path currents are currents which pass through the unselected path of word-lines and bit-lines and which may aggravate the crossbar’s read and write operation performance, thereby limiting its scalability [49]. When a particular synaptic device is targeted in a crossbar and its current is read by applying a read voltage  $V_{read}$ , along with the desired read current, sneak-path currents also appear across the inference bit-line, as shown in Fig. 2 (b). Sneak paths can cause the state of the synaptic device to be misread or unintentionally changed. They are relevant when crossbars are used as digital memories, but are not critical when crossbars are used for analog vector-matrix multiplications.

Several architectures, synaptic devices and read/write procedures have been proposed to mitigate the effect of sneak path currents in crossbars. Synaptic devices like two anti-serial memristors [50] and architectures like unfolded crossbars with 1D1M devices [51] have been researched with the same objective. Studies have also been carried out into read techniques such as multiport read-out with mathematical cancellation of sneak-path currents [52], a threshold-based read-out system [53], a two-step read process based on “open-column” semantics [54], and a three-step read (or multistage read) process for determining the state of the memristor in the presence of sneak paths [55]. Write bias schemes with  $V/2$  and  $V/3$  have shown low write energy and high read margins, thereby minimizing the effect of sneak-path currents [56]–[58]. Another interesting approach for eliminating sneak-path currents is to use demultiplexer circuits based on encoded nanowire doping [59]. Sneak-path currents also can be avoided using 1T1R synapses [60]. This can limit scalability, but greater crossbar density and smaller area overhead

can be achieved by fabricating the memristor fabric on top of the CMOS layer using sub-CMOS-feature-size nanowires with different fabrication processes. This can be done using spatially-distributed interface pins to connect the top-level CMOS metal layer to the nanowire crossbars [61], [62]. In the MAD200 technology used in this work, 1T1R synapses are mandatory because the 1T MOSFET selector is required to impose proper compliance currents for ‘form’ and ‘write’ operations. This way, if the calibrated crossbar is used as plain memory, there will be no issue with sneak-paths.

### C. STDP LEARNING RULE AND ITS APPLICATIONS

STDP (Spike Timing Dependent Plasticity) is a family of computational neuroscience learning rules for spike-based neural systems. STDP dates back to 1993, when Gerstner first reported a simple variant [63]. Surprisingly, many neuroscience researchers only observed its experimental existence in biology later [64]–[71], and its underlying molecular and electrochemical principles are still under debate [72].

Fig. 3 shows a preview of a synaptic junction, where pre-synaptic and post-synaptic neurons connect. The pre-synaptic neuron sends an action potential  $V_{mem-pre}$  to the synapse, which cumulatively generates a post-synaptic action potential  $V_{mem-pos}$  at the membrane of the post-synaptic neuron.  $t_{pre}$  is the time at which the pre-synaptic spike occurs and  $t_{pos}$  is the time at which the post-synaptic spike occurs. The pre-synaptic action potential causes neurotransmitters to be released into the synaptic cleft. Each synapse or synaptic junction is characterized by synaptic weight (or strength)  $w$ , which determines the efficacy of the pre-synaptic spike in contributing to the cumulative action in post-synaptic neurons. According to STDP, the change in synaptic weight is a function of the time difference between the pre-synaptic spike and the post-synaptic spike. A causal relationship (pre- spike shortly before the post- spike) produces a weight increase, while an anti-causal relationship (post- spike shortly after the pre- spike) produces a weight decrease. Hence the change in

synaptic weight  $\Delta w = \xi(\Delta T)$ , where  $\Delta T = t_{pos} - t_{pre}$ . For positive  $\Delta T$ , synaptic weight is potentiated (i.e.  $\Delta w > 0$ ) and for negative  $\Delta T$ , synaptic weight is depressed (i.e.  $\Delta w < 0$ ). STDP takes into account the spikes’ relative time [73]. The machine learning and computational neuroscience community have been using STDP for applications like pattern learning and object or pattern recognition since the early 2000s [74]–[82].


### D. LOW-POWER INFERENCE WITH OFFSET CALIBRATED OPAMPS

The objective of our work was to use tiny read pulses for functional applications such as pattern recognition to make the system low-power during inference. Typically, such read pulses have amplitudes of 100mV, 50mV, or even less, but they are further limited by DC offset voltages and noise. The amplitudes of the read pulses determine the maximum current the crossbar line drivers need to provide. This driving capability scales with crossbar size. Consequently, reducing the maximum driving currents can reduce the overall operation current (and power consumption) by over one order of magnitude. Experimental results of the bulk-based, three-stage calibration approach to calibrate the DC offset voltages of opamps have already been reported [83]. Our proposal in this work was to experimentally demonstrate template matching and more sophisticated pattern recognition through STDP learning using the tiniest possible read inference pulses with opamps with calibrated offset voltages. Before presenting these results, we also present the results of the synapse characterization and simple template matching.


## II. A $4 \times 4$ MEMRISTIVE CROSSBAR SYSTEM WITH ON-CHIP OFFSET CALIBRATION

This section describes the demonstration system setup used in our study, which included a  $4 \times 4$  memristive crossbar for pattern recognition. Fig. 4 shows a conceptual diagram mainly comprising pre-synaptic drivers, post-synaptic drivers, synapses ( $W_{11,12,13,14,21,\dots,44}$ ), and the three-stage calibration scheme.  $V_{pre\{1,2,3,4\}}$  are the pre-synaptic lines,  $V_{post\{1,2,3,4\}}$  are the post-synaptic lines and  $V_{g\{1,2,3,4\}}$  are the gate lines. A dedicated PCB was designed that facilitated testing of the chip in different experiments, such as OxRAM characterization, template matching, and pattern recognition using STDP learning.

The access principle of the  $4 \times 4$  memristive crossbar system was to apply ‘active’ biases to one pre-synaptic line, one gate line, and one post-synaptic line. The rest of the pre-synaptic lines, gate lines, and post-synaptic lines were applied with ‘default’ biases. In this way, we could target one specific synaptic device in the crossbar and execute a desired OxRAM operation such as ‘form’, ‘erase’, ‘write’, or ‘read’. The other synapses in the crossbar were undisturbed by applying ‘default’ biases across their terminals. We also used an ‘idle’ state in which all terminals were connected to 0V. Table 2 shows the ‘active’ and ‘default’ biases used for the different OxRAM operations when synapse  $W_{ij}$  was targeted




**FIGURE 3.** A synaptic junction that connecting a pre-synaptic and a post-synaptic neuron.



**FIGURE 4.** Conceptual diagram of the 4 × 4 memristive crossbar with on-chip calibration and read pulses applied across pre-synaptic lines during inference.

**TABLE 2.** ‘Active’ and ‘default’ biases applied across crossbar terminals for different OxRAM operations when synapse,  $W_{ij}$  is targeted in the crossbar shown in Fig. 4.

OxRAM Operation	Active biases			Default biases		
	$V_{prei}$	$V_{postj}$	$V_{gj}$	$V_{pre\{k \neq i\}}$	$V_{post\{l \neq j\}}$	$V_{g\{l \neq j\}}$
Form	4V	0V	1V	0V	4V	0V
Erase	0V	3V	4.8V	3V	0V	0V
Write	2.4V	0V	1.5V	0V	2.4V	0V
Read	2.4V	2.27V	4.8V	2.27V	2.27V	0V
Idle	0V					



**FIGURE 5.** Schematic view of the pre-synaptic driver across a pre-synaptic line,  $V_{prei}$ .

(see Fig. 4). During inference operation in template matching or pattern recognition tasks, a sequence of read pulses were applied in parallel to all pre-synaptic lines (rows), according to the corresponding input pattern.

**A. PRE-SYNAPTIC DRIVERS**

Each pre-synaptic driver was made up of a digital pulse shaping block and an offset calibrated opamp, as show in Fig. 5. This gave three possible analog values to be applied to each pre-synaptic line of the crossbar for different OxRAM operations. The opamps’ DC offset voltages were calibrated before setting a low-amplitude inference pulse in the read-out pre-synaptic line path and the opamps were biased with independent digitally-controlled current bias circuits, which we call I-pots, each providing an individual  $i_{bias}$  current [84]. Each pre-synaptic driver had its own calibration circuit. One of the bulk terminals of the differential pair of MOSFETs of

the opamp, ‘*Out\_calibi*’, was driven by the calibration circuit for offset calibration. Bias ‘*Calibref*’ was common for all opamps, while ‘*Out\_calibi*’ was provided by the calibration circuit of each opamp.

A three-stage bulk-based calibration scheme was implemented to finely tune the bulk voltage ‘*Out\_calibi*’ of each opamp, as shown in Fig. 6 [83]. It consisted of cascaded resistor ladders of high ohmic unsalicated N+ polysilicon resistors with 16 levels in each stage. As we planned to calibrate DC offset via bulk of PMOS differential pairs, the reference voltage  $V_{ref}$  was set near to the supply voltage (4.8 - 0.3 = 4.5V). The first stack of resistors was connected to reference voltages  $V_{ref} + V_d$  and  $V_{ref} - V_d$ , which were set to choose a coarse (stage 1) voltage range, which was in turn used to pick finer (stage 2 and stage 3) ranges in the next stacks. Here,  $V_d$  is half the tuning voltage range, and  $V_{ref}$  is the reference voltage. The output of the calibration scheme ‘*Out\_calibi*’ connected to one of the opamp differential pair




FIGURE 6. Schematic view of the three-stage calibration scheme with decoders to control the switches.

transistor bulk terminals (shown in Fig. 5), while the other bulk terminal (*Calibref*) was biased at  $V_{ref} = 4.5V$ .

**B. POST-SYNAPTIC DRIVERS**

Each post-synaptic line was followed by a post-synaptic driver. The scheme, shown in Fig. 7, mainly comprised opamps, switches, and decoders. Control lines  $B_{1,2}$  selected the different feedback elements of read opamp  $A_{j1}$  for different operations—‘form’, ‘erase’, ‘write’, ‘read’—by keeping appropriate biases across all the  $V_{postj}$  lines. The objective was to keep the required virtual ground voltage of the inverting terminal of opamp  $A_{j1}$  or the  $V_{postj}$  line for the different OxRAM operations. During inference, opamp  $A_{j1}$  was used as an integrator, the output of which was compared with a reference  $V_{comp}$  by a comparator (using opamp  $A_{j2}$ ). Here, the  $R_{read}$  feedback path was selected during synapse characterization and the  $C_{integ}$  feedback path was selected during inference for integration. The values of  $R_{read}$  and  $C_{integ}$  were tunable, depending on the resistance range of interest, the inference pulse amplitude, and the pulse-width.  $S_j$  was chosen by a decoder (not shown in Fig. 7). When line  $V_{postj}$  was chosen as the active post-synaptic line, signal  $S_j$  was kept ‘ON’. This connected line  $V_{postj}$  to ‘active column bias’. Alternatively, when line  $V_{postj}$  was chosen as a default post-synaptic line, signal  $S_j$  was kept ‘OFF’. This connected the post-synaptic line  $V_{postj}$  to ‘default column bias’. Both ‘active column bias’ and ‘default column bias’ for different OxRAM operations were established through switches and decoders in such a way that at any given instant one of the post-synaptic lines was kept as active while the others were left to default.

**C. DIGITAL CONTROL AND AUXILIARY CIRCUITRY**

An on-chip, edge-triggered D flip-flop-based 104-bit shift register was used to load the control-bits for the input of the I-pots’ and opamps’ input offset calibration circuits. A PCB




FIGURE 7. Scheme of a post-synaptic driver coupled to a post-synaptic line of the crossbar.

was designed to facilitate the testing of the memristive crossbar in different experiments, such as synapse characterization, learning patterns, etc. Fig. 8 shows a functional block diagram of the test platform, including the ASIC (Application Specific Integrated Circuit). The main functional blocks in the platform were the opamps, switches, level-shifters, decoders, and a custom SPARTAN®-6 FPGA board, also known as an AER-node<sup>2</sup> board [85]. The nomenclatures used for the functional blocks were ‘OA’ for Operational Amplifiers’ and ‘Sw’ for switches. The pre-synaptic drivers were embedded within the chip, while the post-synaptic drivers were made available on the PCB.

Line  $data_{in}$  is a simple serial line for loading the 104-bit control-word used for programming the digital inputs to the calibration schemes and I-pots in all the pre-synaptic drivers. It was initially loaded into the on-chip shift-register using the *clock* signal. Once  $data_{in}$  had been fed in, *clock* was stopped, and the *latch* signal was turned ‘ON’ to hold the digital inputs. Opamps were used to keep the desired biases for  $V_{ref} + V_d$ ,  $V_{ref} - V_d$ ,  $v_a$ ,  $v_{rest}$ ,  $v_b$ ,  $V_{comp}$ , and *Calibref*. Opamps were also used to set optimal values of ‘active’ and ‘default’ biases for the gate lines and post-synaptic lines for the different OxRAM operations. The pre-synaptic line biases for different OxRAM operations were directly applied across terminals  $v_a$ ,  $v_{rest}$  and  $v_b$  (see Fig. 5), which were digitally controlled through the ‘control’ bus. For gate lines ( $V_{g\{1,2,3,4\}}$ ) and post-synaptic lines ( $V_{post\{1,2,3,4\}}$ ), the biases for different OxRAM operations were applied via switches that were selectively chosen using decoders (see around Fig. 7 for  $V_{post\{1,2,3,4\}}$ ). Fig. 9 shows the scheme for digitally setting ‘default’ and ‘active’ biases across gate line terminals in the  $4 \times 4$  memristive crossbar for different OxRAM operations. Here, ‘F\_act’, ‘E\_act’, ‘W\_act’, ‘I\_act’,

<sup>2</sup>AER stands for Address Event Representation.





FIGURE 8. Functional block diagram of the test platform used to test the chip.

and ‘R\_act’ are the ‘active’ biases for different OxRAM operations such as ‘Form’, ‘Erase’, ‘Write’, ‘Idle’ and ‘Read’. Similarly, ‘F\_def’, ‘E\_def’, ‘W\_def’, ‘I\_def’, and ‘R\_def’ are the ‘default’ biases for different OxRAM operations.

Two different arrangements of switches ‘Sw<sub>{1,2}</sub>’ were used. A dedicated 3-bit line (A, B, C) was used to control the switches in ‘Sw<sub>1</sub>’, which targeted different OxRAM operations. The values for this 3-bit control line are shown in Table 3. Here, ‘ON’ indicates 4.8V (V<sub>DD</sub> or Supply voltage), and ‘OFF’ indicates 0V. Another 3-bit group (gcola, gcolb and en\_dec\_gate) was used to control the switches in ‘Sw<sub>2</sub>’, which selected the ‘active’ and ‘default’ gate lines. A 6-bit control bus was used for the gate terminals, for targeting a synapse and providing the gate biases required for the desired OxRAM operation. Post-synaptic lines were also controlled by the 6-bit (A, B, C, cola, colb and en\_dec\_post) control bus, while a 2-bit control line, B<sub>1,2</sub>, was used to

choose the feedback path in opamp A<sub>j1</sub> (shown in Fig. 7) for different OxRAM operations. A 7-bit control line was used for the post-synaptic terminals, for targeting a synapse and providing the post-synaptic line biases required for the desired OxRAM operation.

A bi-directional voltage level conversion between 4.8V and 3.3V was used for the FPGA driver to control the overall testing of the chip. A Spartan<sup>®</sup>-6 FPGA board was used to program and digitally control the PCB (with the test-circuits) and the ASIC part. The outputs of the post-synaptic drivers, V<sub>out</sub>{1,2,3,4}, were fed to the driver by algorithms like pattern recognition. In addition to the PCB, two auxiliary boards—a button board and a resistor plug-&-play board—were also made. The button-board provided additional push-buttons, since this was one of the limitations in the SPARTAN<sup>®</sup>-6 driver board [85]. The button-board also had additional digital nodes with control-bits that could be



**FIGURE 9.** Scheme for digitally setting ‘default’ and ‘active’ biases across gate line terminals in the  $4 \times 4$  memristive crossbar for different OxRAM operations.

**TABLE 3.** Control-bit for performing different OxRAM operations in the targeted 1T1R device in the crossbar, with pre-synaptic lines calibrated for DC offset voltage.

OxRAM operation	A	B	C
‘Form’	ON	ON	ON
‘Erase’	OFF	ON	ON
‘Write’	OFF	OFF	ON
‘Read’	OFF	OFF	OFF
‘Idle’	ON	OFF	ON

set manually. The resistor plug-&-play board helped test the PCB before moving on with the chip and also facilitated the testing of the crossbar terminals.

### III. EXPERIMENTAL RESULTS

Fig. 10 shows the experimental setup of the memristive crossbar for pattern recognition using offset calibrated low-power amplifiers. It mainly comprises the test-PCB incorporating the chip under test, a SPARTAN<sup>®</sup>-6 driver board, the auxiliary boards (a button-board and a resistor plug-and-play board), a Mixed Signal Oscilloscope (MSO), and its digital pod. The chip, designed using MAD200 technology (CEA-LETI OxRAM ST130nm CMOS), was assembled into a PGA100 package, different previews of which are shown in Fig. 11. The  $4 \times 4$  1T1R crossbar circuit with on-chip offset calibration is highlighted in these figures with dashed red lines. The test-PCB was controlled through the SPARTAN<sup>®</sup>-6 driver board. The button-board had dedicated buttons to perform OxRAM operations like ‘Form\_Idle\_Read’, ‘Weight update’, ‘Erase\_Idle\_Read’, ‘Write\_Idle\_Read’, and ‘Read’ in sequence. The buttons on the button-board corresponding to these tasks or operations are highlighted in Fig. 10. The chip, the PCB, the SPARTAN<sup>®</sup>-6 driver board, the auxiliary boards, and the MSO facilitated the following experiments:

- (i) Synapse characterization, (ii) DC offset voltage calibration, (iii) Template matching, and (iv) Pattern recognition by STDP learning.

A Finite State Machine (FSM) was programmed in the FPGA to define the functions of each button on the button-board. Different states were made in the FSM in such a way that the push-buttons on the button-board were programmed to establish different OxRAM operations in a sequence on the targeted 1T1R device. One of the push-buttons was programmed to carry out the ‘Form\_Idle\_Read’ tasks, while another was programmed for the ‘Erase\_Idle\_Read’ tasks. Other buttons were programmed exclusively to carry out ‘Write\_Idle\_Read’ tasks and a separate ‘Read’ operation, and to perform offset calibration during that ‘Read’ operation. A push-button was also programmed for the ‘Weight update’ task, which was later used in the template matching and pattern recognition experiments.


#### A. OPERATION AND CHARACTERIZATION OF INDIVIDUAL 1T1R SYNAPSES

The main idea used to characterize a 1T1R synapse in a crossbar was to target a device by picking the corresponding active pre-synaptic line, post-synaptic line, and gate. ‘Active’ biases for these pre-synaptic lines, post-synaptic lines, and gate terminals were applied for different OxRAM operations, as discussed in Section I-A. The rest of the pre-synaptic lines, post-synaptic lines, and gates were connected to ‘default biases’ (as shown in Table 2), where the biases across the top and bottom terminals of the device were similar and the gate biases were set at 0V. In this way, the states of the other devices remained unchanged. Read opamp,  $A_{j1}$  (as shown in Fig. 7) with  $R_{read} = 26.71k\Omega$  was used to find the state of the synapse during ‘read’. Synapses were characterised in the following three steps: (a) set active and default voltages using opamps for different OxRAM operations, (b) target a synaptic 1T1R device in the crossbar, (c) load the control-word using the shift register to perform the required OxRAM operation through a 3-bit control signal, F(A, B, C), as shown in Table 3.


All OxRAMs were carefully formed and switched between LRS and HRS for characterization. Fig. 12(a) shows the active pre-synaptic  $i=2$  line ( $V_{pre2}$ ) bias, the post-synaptic  $j=3$  line ( $V_{post3}$ ) bias, the gate line ( $V_{g3}$ ) biases, the output voltage  $V_{out3}$  of read opamp  $A_{31}$ , and the digital signals when the ‘ERASE\_IDLE\_READ’ operation was carried out (see Fig. 7). Fig. 12(b) shows the active pre-synaptic line ( $V_{pre2}$ ) bias, the post-synaptic line ( $V_{post3}$ ) bias, the gate line ( $V_{g3}$ ) biases, the output voltage  $V_{out3}$  of read opamp  $A_{31}$ , and the digital signals when the ‘WRITE\_IDLE\_READ’ operation was carried out.

The ‘data-loading’ part was originally programmed for 52.5ms. This is the control-word that was loaded to the on-chip shift register. Only the last region of the ‘data-loading’ part is shown in Fig. 12. This was followed by ‘Idle’, ‘Erase’, ‘Idle’, ‘read’, and ‘Idle’. During ‘Idle’, both the top and bottom terminals of the targeted 1T1R device were biased at 0V and the gate was turned ‘OFF’. During






**FIGURE 12.** Active pre-synaptic line  $i=2$  ( $V_{pre2}$ ) bias, post-synaptic  $j=3$  line ( $V_{post3}$ ) bias, gate line ( $V_{g3}$ ) biases, output voltage  $V_{O3}$  of read opamp  $A_{31}$  and, digital signals applied in the form of pulses, (a) showing a read operation after an erase operation, (b) showing a read operation after a write operation.




**FIGURE 13.** LRS and HRS OxRAM values of all 16 synapses in the  $4 \times 4$  crossbar.



**FIGURE 14.** LRS and HRS values for 10 switching cycles of an OxRAM of the  $4 \times 4$  memristive crossbar.


inference involves the following steps: (a) set active and default voltages for OxRAM operations, such as ‘read’ and ‘idle’ or ‘global’, (b) set  $Calibref = 4.5V$ ,  $V_{ref} = 4.5V$  and  $V_d = 15mV$ , (c) set the 12-bit control input for the calibration scheme, (d) target a synaptic 1T1R device by selecting its active pre-synaptic line as the active line in the crossbar, and (e) load the control-word using the shift register and then hold it with the *latch* signal to calibrate the DC offset during a ‘read’ operation. The residual DC offset is determined by observing the difference between the input and the output of the corresponding pre-synaptic driver.

Fig. 16(a) compares the experimental and simulation results when pre-synaptic line  $V_{pre1}$  of the crossbar was calibrated for DC offset voltage during coarse (or stage 1) calibration. The zero-crossing region in Fig. 16 (a) was targeted and DC offset voltages were calibrated during fine (or stage 2) and finer (or stage 3) calibration, the results of which are shown in Fig. 16 (b) and Fig. 16 (c). These results were obtained by averaging 100 million samples in order to filter




**FIGURE 15.** Switching of a synapse’s OxRAM resistance between HRS and LRS for 400 cycles.

out noise, with standard deviation of about  $200\mu V$ . Experimental results of the three-stage calibration scheme have been discussed in detail elsewhere [83]. The pre-synaptic lines




**FIGURE 16.** Comparison of experimental and simulation results of DC offset voltage calibration across one pre-synaptic line. (a) For coarse (or stage 1) calibration, (b) for fine (or stage 2) calibration, and (c) for finer (or stage 3) calibration.




**FIGURE 17.** Calibrated pre-synaptic lines ( $V_{pre\{1,2,3,4\}}$ ) and digital signals (A, B, C, clock and  $data_{in}$ ) during an inference.

were calibrated in such a manner that they aligned in the same level with the lowest possible mismatch. Fig. 17 shows the calibrated pre-synaptic lines ( $V_{pre\{1,2,3,4\}}$ ), together with digital signals (A, B, C, clock and  $data_{in}$ ) during inferences. Pattern{1,2,3,4} are the input pulses fed across the pre-synaptic lines of the crossbar. These details are discussed briefly in Section III-C. Here, the ‘active’ pre-synaptic lines were biased with 2.3998V and the ‘default’ pre-synaptic lines were biased with 2.3899V (9.9mV difference). We can therefore appreciate the alignment of calibrated pre-synaptic lines when the difference between the ‘active’ and ‘default’ biases is kept at around 10mV.

To determine how the DC offset voltage drifts, calibration was performed every 3 secs for 50 minutes (1000 measurements). Fig. 18 shows the offset variation with respect to time. Here, both the observed and the moving average offset (mean recorded offset in 5 minutes) values were recorded. We can see how the offset voltage (which was initially calibrated at around 1mV) drifted slowly and crossed ‘zero’ after 30 mins. Later, the offset moved towards negative values. We see a noise envelope of about 4mV around the mean value. The difference between the maximum and minimum peaks was about 8mV during this time frame. Due to this drifting of the offset, attempts were made after calibration to finish the experiments (as described in Section III-C and Section III-D)



**FIGURE 18.** Measured drift of DC offset with time over a 50-minute period. One thousand offset measurements were taken during this time. The running average over 100 consecutive measurements is shown as a thick continuous line.




**FIGURE 19.** Patterns used for recognition-task using  $4 \times 4$  crossbar: (a) Pattern1, (b) Pattern2, (c) Pattern3, (d) Pattern4.

in a short period of time. In practical applications with minimum read pulses down to just a few mV, re-calibration should be performed frequently.

**C. TEMPLATE MATCHING USING MINIMUM INFERENCE PULSES ON OFFSET CALIBRATED MEMRISTIVE CROSSBAR**

Our goal was to use the minimum possible ‘inference’ pulses after offset-calibration of the opamps for inference computations. To do this, we initially considered a template matching




**FIGURE 20.** Conceptual block diagram showing patterns fed as read pulses across the pre-synaptic lines (or rows) of the calibrated crossbar with synaptic weights switched to learned values.

experiment in which we programmed the crossbar with given weights and then performed inference. The patterns (Pattern1, Pattern2, Pattern3, and Pattern4) in our experiment are shown in Fig. 19. Fig. 20 shows a conceptual block diagram of how patterns were fed in as ‘input’ pulses across the pre-synaptic lines of the crossbar, the synapses of which were programmed with patterns 1 to 4 in Fig. 19. The FPGA was programmed in such a way that clicking the ‘Weight update’ push-button would update all weights and this would be followed by inference. The weights were updated to set the synapses to the desired weights, as shown in Fig. 20.

Initially, the OxRAMs in the  $4 \times 4$  1T1R crossbar were formed one-by-one and set to weights as shown in the crossbar of Fig. 20. The pre-synaptic opamps were then calibrated for DC offset compensation as explained in Section III-B. Following this, an inference was carried out for the patterns (shown in Fig. 19) in the sequence: Pattern1, Pattern2, Pattern3, Pattern4. This was done by applying input pulses at the pre-synaptic lines in the sequences needed for the planned patterns.

Let us first consider Pattern1. This pattern had binary inputs in the sequence ‘1’, ‘1’, ‘0’, ‘0’, so two minimum ‘inference’ pulses were applied during its inference: one at  $V_{pre1}$  and another at  $V_{pre2}$ . The remaining pre-synaptic lines,  $V_{pre\{3,4\}}$ , remained fixed at their reference levels. With reference to Fig. 7, for the applied inference pulses there would be current flowing through the post-synaptic lines  $V_{postj}$ , which would be integrated at opamps  $A_{j1}$  (with  $C_{integ} = 908nF$ ), resulting in corresponding voltage decrements at nodes  $V_{oj}$ . These output voltages were then compared with the reference voltage  $V_{comp} = 1.7V$  using opamp  $A_{j2}$ , resulting in output voltage  $V_{outj}$  (or its digital inverted version  $V_{out\_invj}$ ). For Pattern1, as the contributing synapses  $W_{\{11,21\}}$  of post-synaptic line  $V_{post1}$  had net strong weights (LRS) in comparison with synapses  $W_{\{12,22\}}$ , which contributed to  $V_{post2}$ , with synapses  $W_{\{13,23\}}$ , which contributed to  $V_{post3}$ , or with synapses  $W_{\{14,24\}}$ , which contributed to  $V_{post4}$ , the output of the comparator opamp ( $A_{12}$ )  $V_{out1}$  ramped down faster and spiked earlier than the rest. Consequently,  $V_{out\_inv1}$  would result




**FIGURE 21.** Output ( $V_{o\{1,2,3,4\}}$ ) of opamp ( $A_{\{1,2,3,4\}1}$ ) and digital signals ( $A, B, C, clock, data_{in}$  and  $V_{out\_inv\{1,2,3,4\}}$ ) for template-matching using read voltage of 14mV.

in the shortest pulse-width in comparison with the others. Inference for the other patterns occurred in a similar way.

Fig. 21 shows the outputs  $V_{oj}$  of integrating opamps  $A_{\{1,2,3,4\}1}$  for each of the four applied input patterns. For visualization purposes, each input pattern is applied four times in sequence, with only one  $V_{oj}$  being displayed each time. Between each input pattern application, all four integrators were reset. The output voltage  $V_{oj}$  that reached comparison level  $V_{comp} = 1.7V$  the fastest indicated that post-synaptic node  $j$  was the closest match to the applied input pattern. The slopes at nodes  $V_{oj}$  ramped down for 15ms, which is the time interval the gate lines were activated. Fig. 21 also shows digital control signals A, B, C, clock, and  $data_{in}$ , which loaded the calibration and configuration bits and set the signal sequence for input pattern application. Also shown in Fig. 21 are the digital post-synaptic outputs  $V_{out\_invj}$ . The duration of each of these is annotated for each input pattern. The shortest duration is marked in red, indicating it was the best match to the applied input pattern: for Pattern1, output  $V_{out\_inv1}$  provided the shortest duration of 24.55ms; for Pattern2, output  $V_{out\_inv2}$  provided the shortest duration of 27.14ms; for Pattern3, output  $V_{out\_inv3}$  provided the shortest duration of 25.68ms; and for Pattern4, output  $V_{out\_inv4}$  provided the shortest duration of 27.85ms, as expected according to the synaptic values stored.

In order to find the smallest read pulses for inference, the ‘read’ amplitude was reduced in steps, starting from 0.13V, by increasing the ‘virtual ground’ (the lower-level voltage of the read pulses). The initial value of this ‘virtual ground’ or active post-synaptic line voltage during ‘read’ was 2.27V and is shown in Fig. 12 in Section III-A. Fig. 22 shows the results when the read voltages were reduced to the smallest values we could adjust them to while still operating properly (down to around 2 mV). The same figure shows



**FIGURE 22.** Applying tiny input pulses (for Pattern2) across calibrated pre-synaptic lines. (a) Zoom preview of the pre-synaptic lines, ( $V_{pre\{1,2,3,4\}}$ ), (b) Zoom preview of the post-synaptic lines ( $V_{post\{1,2,3,4\}}$ ). (c) Zoom preview of the pre-synaptic and post-synaptic lines that constitute the two read pulses ( $V_{pre3} - V_{post2}$ ) and ( $V_{pre4} - V_{post2}$ ). (d) Output ( $V_{o2}$ ) of opamp ( $A_{21}$ ) during inference. (e) Statistical spread of read voltage for read pulse ( $V_{pre3} - V_{post2}$ ) when gate is ‘ON’. (f) Statistical spread of read voltage for read pulse ( $V_{pre4} - V_{post2}$ ) when gate is ‘ON’.

the input pulses applied for ‘Pattern2’ and the inference output for  $V_{post2}$ . Here,  $C_{integ} = 104\text{nF}$  was used. Fig. 22(a, b) show the details of all pre-synaptic and post-synaptic lines during inference. Fig. 22(c) shows the pre-synaptic and post-synaptic lines that constituted the two active read pulses for Pattern2 ( $V_{pre3} - V_{post2}$ ) and ( $V_{pre4} - V_{post2}$ ). Fig. 22(d) shows the output ( $V_{o2}$ ) of opamp ( $A_{21}$ ) during inference. As can be seen, significant noise was present at the read pulses. Fig. 22(e, f) show the noise data histograms of read amplitudes for the two read pulses ( $V_{pre3} - V_{post2}$ ) and ( $V_{pre4} - V_{post2}$ ) during the time the gate was ‘ON’. The first read pulse had a mean value of 1.7mV, while the standard deviation of the measured data points was 2.5mV, meaning that the instantaneous measured read amplitude became negative for a considerable part of the total time. The mean amplitude for the second read pulse was 2.1mV, while the noise standard deviation was also 2.5mV, again resulting in

some negative instantaneous read pulse amplitudes. However, as the read pulses were integrated over a much longer period, only their average values contributed to the final integral, while the high frequency voltage noise (of  $\sigma = 2.5\text{mV}$  or amplitude  $\approx 6\sigma = 15\text{mV}$ ) passed through. This can be seen in Fig. 22(d), where the integration slope is shown with a superimposed noise in the range of about  $\sqrt{2} \times 15\text{mV} = 20\text{mV}$  amplitude.

The question remains of whether the noise we measured came mainly from the chip or from the experimental setup and oscilloscope, and what ratio each element was contributing. From our noise transient simulations of the in-chip circuitry, we obtained intrinsic noise histograms with standard deviations of about  $120 \mu\text{V}$ . We therefore suspect that the dominant noise we measured was produced by off-chip elements, such as PCB components or the instruments.




FIGURE 23. Flowchart for inference and STDP learning on offset calibrated 4 × 4 1T1R crossbar for pattern recognition.

D. PATTERN RECOGNITION BY STDP LEARNING

The second experiment we considered was pattern recognition using STDP learning. Here, weight updates were performed based on the time of occurrence of pre-synaptic and post-synaptic pulses. When the post-synaptic pulse spiked after the pre-synaptic pulse, the weight of the corresponding synapse was strengthened by decreasing the resistance. In contrast, when the pre-synaptic pulse spiked after the post-synaptic pulse or when there was no pre-synaptic pulse,




FIGURE 24. Output ( $V_{o\{1,2,3,4\}}$ ) of opamp ( $A_{\{1,2,3,4\}1}$ ) and digital signals (A, B, C, clock,  $data_{in}$  and  $V_{out\_inv\{1,2,3,4\}}$ ) during 1<sup>st</sup> weight-update.





FIGURE 25. Output ( $V_{o\{1,2,3,4\}}$ ) of opamp ( $A_{\{1,2,3,4\}1}$ ) and digital signals (A, B, C, clock,  $data_{in}$  and  $V_{out\_inv\{1,2,3,4\}}$ ) during 2<sup>nd</sup> weight-update.

the weight of the corresponding synapse was weakened by increasing the resistance. A condition (prioritisation of the minimum index of the post-synaptic line with contributed synapses that had not previously been subject to weight updates) was used when two or more post-synaptic pulses spiked at the same time. Initially, the weights were kept random.

The FPGA driver board was programmed in such a way that the user could initially calibrate DC offset as explained in Section III-B and then proceed to the pattern recognition task. Achieving minimum pulse-width at the output of a post-synaptic driver during inference for an input pattern is an indication of minimum distance or maximum similarity between that driver’s applied and stored patterns. In this case the contributing weights were strengthened (resistance was lowered).

Fig. 23 shows the flowchart used for inference and STDP learning. The procedure was as follows: (a) DC offset



**FIGURE 26.** Output ( $V_{o(1,2,3,4)}$ ) of opamp ( $A_{(1,2,3,4)1}$ ) and digital signals (A, B, C, clock,  $data_{in}$  and  $V_{out\_inv(1,2,3,4)}$ ) during 3<sup>rd</sup> weight-update.

calibration of pre-synaptic line amplifiers as explained in Section III-B. (b) An inference was then performed for the first Pattern. The resulting pulse-widths of the outputs ( $V_{out\_invj}$ ) of the post-synaptic drivers were measured. (c) The STDP weight update was performed on the synapses that contributed minimum pulse-width at the output of the post-synaptic driver, whereas the rest of the weights were kept untouched. When two or more pulse-widths were similar and minimum, priority was given to the one that had the minimum index number and to those contributing synapses that had not undergone weight updates earlier. (d) The trained patterns and their index numbers were both stored in a register, which was later used to learn future patterns for checking whether synapses had undergone weight updates earlier when two or more pulse-widths became minimum and similar. (e) The process was iterated for all patterns one-by-one and ended when all patterns had been learned.

Fig. 24 shows the outputs ( $V_{oj}$ ) of opamps ( $A_{j1}$ ) and digital signals (A, B, C, clock,  $data_{in}$  and  $V_{out\_invj}$ ) during 1<sup>st</sup> weight-update, where  $V_{out\_inv3}$  resulted in the least pulse-width for ‘Pattern1’ and ‘Patterns4’. This is indicated by two blue dashed circles.  $V_{out\_inv1}$  resulted in the least pulse-width for ‘Pattern2’ and ‘Patterns3’. This is indicated by two yellow dashed circles. Fig. 25 shows the output ( $V_{oj}$ ) of opamp ( $A_{j1}$ ) and digital signals (A, B, C, clock,  $data_{in}$  and  $V_{out\_invj}$ ) during 2<sup>nd</sup> weight-update, where  $V_{out\_inv3}$  resulted in the least pulse-width for ‘Pattern1’ and ‘Pattern4’. Here,  $V_{out\_inv1}$  resulted in the least pulse-width for ‘Pattern2’ and  $V_{out\_inv4}$  resulted in the least pulse-width for ‘Pattern3’. These are indicated by yellow and green dashed circles, respectively. Fig. 26 shows the output ( $V_{oj}$ ) of opamp ( $A_{j1}$ ) and digital signals (A, B, C, clock,  $data_{in}$  and  $V_{out\_invj}$ ) during 3<sup>rd</sup> weight-update, where the synapses had almost learned the weights. Here,  $V_{out\_inv1}$  resulted in the least pulse-width for ‘Pattern2’,  $V_{out\_inv2}$  resulted in the least pulse-width for ‘Pattern4’,  $V_{out\_inv3}$  resulted in the least pulse-width for

‘Pattern1’, and  $V_{out\_inv4}$  resulted in the least pulse-width for ‘Pattern3’. Fig. 26 is the only one to have four different colors of dashed circles, indicating the occurrence of learning.

#### IV. CONCLUSION AND FUTURE OUTLOOK

Present day OxRAM devices present resistance values as low as just a few kilohms. Instantaneous read and inference currents through each device can therefore be in the range of many micro-amps or even mili-amps, thus hindering the implementation of large-scale crossbars for vector-matrix multiplication in typical neural computing applications due to excessive power dissipation. Here we explored the viability of using minimum amplitude inference stimulation pulses, as low as a few mV, to reduce power dissipation at the crossbar as much as possible, while at the same time relaxing the driving capability of the stimulation and integration circuits. One limitation in reducing input stimuli voltage amplitudes is the offset voltage mismatch of the driver circuits. To overcome this, in this work we explored the viability of using bulk-based calibration of differential pairs to minimize their input offset voltages. This was done by using minimum amplitude inference pulses for applications such as template matching and pattern recognition with STDP learning. Demonstrating these applications on a small-scale memristor crossbar, we verified satisfactory inference with minimum read pulses of about 2mV. This paves the way for low-power inference to increase scalability.

In the presented setup, post-synaptic drivers were implemented off-chip with commercial ultra-low offset voltages. This was required here as we wanted to be able to use memristor currents in the range of up to hundreds of  $\mu A$  (for non-minimum inference pulses). Consequently, integrating capacitors in the range of hundreds of nF were required, making the implementation of on-chip post-synaptic drivers inviable. In order to make it possible to implement the post-synaptic drivers on-chip, one solution is to downscale the memristor currents by several orders of magnitude before integrating them. This can be done by using multi-decade current down-scaling circuits, which we have investigated before [86]. In that case, offset voltage calibration should be applied both at the pre-synaptic lines and at the post-synaptic lines of the memristor crossbar. Another alternative, which avoids multi-decade current down-scaling, is to perform ultra-fast inference through stimulation pulses in the range of nano-seconds. However, this imposes the careful design of very high speed pre- and post-synaptic drivers, which would again require high power consumption. In the long term, the best solution would most probably be the combination of low amplitude and fast inference pulses together with new memristor devices with much larger ON resistance values. Another factor worthy of careful consideration is the impact of noise, which will limit very high-speed integration, as one requires to average it out. Finally, offset drift is also relevant when it becomes comparable to the read amplitude and should be taken into account, for example through frequent re-calibration.

## REFERENCES

- [1] C. Mead, *Analog VLSI and Neural Systems*. Reading, MA, USA: Addison-Wesley, 1989.
- [2] J. von Neumann, *The Computer and the Brain*. London, U.K.: Yale Univ. Press, 1958.
- [3] K. Boahen, "Neurogrid: Emulating a million neurons in the cortex," in *Proc. Int. Conf. IEEE Eng. Med. Biol. Soc.*, Aug. 2006, p. 6702, doi: 10.1109/IEMBS.2006.260925.
- [4] B. V. Benjamin, P. Gao, E. McQuinn, S. Choudhary, A. R. Chandrasekaran, J.-M. Bussat, R. Alvarez-Icaza, J. V. Arthur, P. A. Merolla, and K. Boahen, "Neurogrid: A mixed-analog-digital multichip system for large-scale neural simulations," *Proc. IEEE*, vol. 102, no. 5, pp. 699–716, May 2014, doi: 10.1109/JPROC.2014.2313565.
- [5] J. Schemmel, D. Brüderle, A. Gribbl, M. Hock, K. Meier, and S. Millner, "A wafer-scale neuromorphic hardware system for large-scale neural modeling," in *Proc. IEEE Int. Symp. Circuits Syst.*, May 2010, pp. 1947–1950.
- [6] J. Schemmel, L. Kriener, P. Muller, and K. Meier, "An accelerated analog neuromorphic hardware system emulating NMDA- and calcium-based non-linear dendrites," in *Proc. Int. Joint Conf. Neural Netw. (IJCNN)*, May 2017, pp. 2217–2226.
- [7] P. A. Merolla, J. V. Arthur, R. Alvarez-Icaza, A. S. Cassidy, J. Sawada, F. Akopyan, B. L. Jackson, N. Imam, C. Guo, Y. Nakamura, B. Brezzo, I. Vo, S. K. Esser, R. Appuswamy, B. Taba, A. Amir, M. D. Flickner, W. P. Risk, R. Manohar, and D. S. Modha, "A million spiking-neuron integrated circuit with a scalable communication network and interface," *Science*, vol. 345, no. 6197, pp. 668–673, Aug. 2014.
- [8] S. B. Furber, D. R. Lester, L. A. Plana, J. D. Garside, E. Painkras, S. Temple, and A. D. Brown, "Overview of the SpiNNaker system architecture," *IEEE Trans. Comput.*, vol. 62, no. 12, pp. 2454–2467, Dec. 2013.
- [9] M. Davies et al., "Loihi: A neuromorphic manycore processor with on-chip learning," *IEEE Micro*, vol. 38, no. 1, pp. 82–99, Jan. 2018.
- [10] D. Ma, J. Shen, Z. Gu, M. Zhang, X. Zhu, X. Xu, Q. Xu, Y. Shen, and G. Pan, "Darwin: A neuromorphic hardware co-processor based on spiking neural networks," *J. Syst. Archit.*, vol. 77, pp. 43–51, Jun. 2017.
- [11] N. Qiao, H. Mostafa, F. Corradi, M. Osswald, F. Stefanini, D. Sumislawska, and G. Indiveri, "A reconfigurable on-line learning spiking neuromorphic processor comprising 256 neurons and 128K synapses," *Frontiers Neurosci.*, vol. 9, p. 141, Apr. 2015.
- [12] C. Frenkel, M. Lefebvre, J.-D. Legat, and D. Bol, "A 0.086-mm<sup>2</sup> 12.7-pJ/SOP 64k-synapse 256-neuron online-learning digital spiking neuromorphic processor in 28-nm CMOS," *IEEE Trans. Biomed. Circuits Syst.*, vol. 13, no. 1, pp. 145–158, Feb. 2019.
- [13] S. Moradi, N. Qiao, F. Stefanini, and G. Indiveri, "A scalable multicore architecture with heterogeneous memory structures for dynamic neuromorphic asynchronous processors (DYNAPs)," *IEEE Trans. Biomed. Circuits Syst.*, vol. 12, no. 1, pp. 106–122, Feb. 2018.
- [14] S. Furber, "Large-scale neuromorphic computing systems," *J. Neural Eng.*, vol. 13, pp. 1–14, Feb. 2016.
- [15] L. Camuñas-Mesa, B. Linares-Barranco, and T. Serrano-Gotarredona, "Neuromorphic spiking neural networks and their memristor-CMOS hardware implementations," *Materials*, vol. 12, no. 17, p. 2745, Aug. 2019.
- [16] *NeuroShield: NeuroMem Neural Network as a Shield or a USB Extension*. Accessed: Nov. 10, 2020. [Online]. Available: <http://general-vision.com/hardware/neuroshield/>
- [17] L. O. Chua, "Memristor—The missing circuit element," *IEEE Trans. Circuit Theory*, vol. IT-18, no. 5, pp. 507–509, Sep. 1971.
- [18] D. B. Strukov, G. S. Snider, D. R. Stewart, and R. S. Williams, "The missing memristor found," *Nature*, vol. 453, no. 7191, pp. 80–83, May 2008.
- [19] S. H. Jo, T. Chang, I. Ebong, B. B. Bhadviya, P. Mazumder, and W. Lu, "Nanoscale memristor device as synapse in neuromorphic systems," *Nano Lett.*, vol. 10, no. 4, pp. 1297–1301, Apr. 2010.
- [20] Z. Biolek, D. Biolek, and V. Biolkova, "SPICE model of memristor with nonlinear dopant drift," *Radioengineering*, vol. 18, no. 2, pp. 210–214, Jun. 2009.
- [21] J. A. Pérez-Carrasco, T. S.-G. C. Zamarre no-Ramos, and B. Linares-Barranco, "On neuromorphic STDP memristive systems," in *Proc. IEEE Int. Symp. Circuits Syst. (ISCAS)*, May 2010, pp. 1659–1662.
- [22] S. Shin, K. Kim, and S.-M. Kang, "Compact models for memristors based on charge-flux constitutive relationships," *IEEE Trans. Comput.-Aided Design Integr. Circuits Syst.*, vol. 29, no. 4, pp. 590–598, Apr. 2010.
- [23] R. Waser and M. Aono, "Nanoionics-based resistive switching memories," *Nature Mater.*, vol. 6, no. 11, pp. 833–840, Nov. 2007.
- [24] J. J. Yang, F. Miao, M. D. Pickett, D. A. A. Ohlberg, D. R. Stewart, C. N. Lau, and R. S. Williams, "The mechanism of electroforming of metal oxide memristive switches," *Nanotechnol.*, vol. 20, no. 21, 2009, Art. no. 215201.
- [25] S. A. Wolf, J. Lu, M. R. Stan, E. Chen, and D. M. Treger, "The promise of nanomagnetism and spintronics for future logic and universal memory," *Proc. IEEE*, vol. 98, no. 12, pp. 2155–2168, Dec. 2010.
- [26] A. Sheikholeslami and P. G. Gulak, "A survey of circuit innovations in ferroelectric random-access memories," *Proc. IEEE*, vol. 88, no. 5, pp. 667–689, May 2000.
- [27] W. Zhao, S. Chaudhuri, C. Accoto, J.-O. Klein, D. Ravelosona, C. Chappert, and P. Mazoyer, "High density spin-transfer torque (STT)-MRAM based on cross-point architecture," in *Proc. 4th IEEE Int. Memory Workshop*, May 2012, pp. 1–4.
- [28] R. Waser Ed., *Nanoelectronics and Information Technology*, 3rd ed. Hoboken, NJ, USA: Wiley, 2012.
- [29] J. J. Yang, M. D. Pickett, X. Li, D. A. A. Ohlberg, D. R. Stewart, and R. S. Williams, "Memristive switching mechanism for metal/oxide/metal nanodevices," *Nature Nanotechnol.*, vol. 3, no. 7, pp. 429–433, Jul. 2008.
- [30] S. Yu, X. Guan, and H.-S.-P. Wong, "Conduction mechanism of TiN/HfO<sub>x</sub>/Pt resistive switching memory: A trap-assisted-tunneling model," *Appl. Phys. Lett.*, vol. 99, no. 6, Aug. 2011, Art. no. 063507.
- [31] I. Valov, R. Waser, J. R. Jameson, and M. N. Kozicki, "Electrochemical metallization memories—Fundamentals, applications, prospects," *Nanotechnology*, vol. 22, no. 28, Jul. 2011, Art. no. 289502.
- [32] R. Waser, R. Dittmann, G. Staikov, and K. Szot, "Redox-based resistive switching memories—nanoionic mechanisms, prospects, and challenges," *Adv. Mater.*, vol. 21, nos. 25–26, pp. 2632–2663, Jul. 2009.
- [33] B. J. Choi, D. S. Jeong, S. Kim, C. Rohde, S. Choi, J. H. Oh, H. J. Kim, C. S. Hwang, K. Szot, R. Waser, B. Reichenberg, and S. Tiedke, "Resistive switching mechanism of TiO<sub>2</sub> thin films grown by atomic-layer deposition," *J. Appl. Phys.*, vol. 98, no. 3, 2005, Art. no. 033715.
- [34] Y.-M. Kim and J.-S. Lee, "Reproducible resistance switching characteristics of hafnium oxide-based nonvolatile memory devices," *J. Appl. Phys.*, vol. 104, no. 11, Dec. 2008, Art. no. 114115.
- [35] Y. Wu, S. Yu, B. Lee, and P. Wong, "Low-power TiN/Al<sub>2</sub>O<sub>3</sub>/Pt resistive switching device with sub-20  $\mu$ A switching current and gradual resistance modulation," *J. Appl. Phys.*, vol. 110, no. 9, Nov. 2011, Art. no. 094104.
- [36] L. Chen, Q.-Q. Sun, J.-J. Gu, Y. Xu, S.-J. Ding, and D. W. Zhang, "Bipolar resistive switching characteristics of atomic layer deposited Nb<sub>2</sub>O<sub>5</sub> thin films for nonvolatile memory application," *Current Appl. Phys.*, vol. 11, no. 3, pp. 849–852, May 2011.
- [37] K. Szot, W. Speier, G. Bihlmayer, and R. Waser, "Switching the electrical resistance of individual dislocations in single-crystalline SrTiO<sub>3</sub>," *Nature Mater.*, vol. 5, no. 4, pp. 312–320, Apr. 2006.
- [38] S. D. Ha and S. Ramanathan, "Adaptive oxide electronics: A review," *J. Appl. Phys.*, vol. 110, no. 7, Oct. 2011, Art. no. 071101.
- [39] D. Garbin, O. Bichler, E. Vianello, Q. Rafhay, C. Gamrat, L. Perniola, G. Ghibaudo, and B. DeSalvo, "Variability-tolerant convolutional neural network for pattern recognition applications based on OxRAM synapses," in *IEDM Tech. Dig.*, Dec. 2014, pp. 28.4.1–28.4.4.
- [40] D. Garbin, E. Vianello, O. Bichler, Q. Rafhay, C. Gamrat, G. Ghibaudo, B. DeSalvo, and L. Perniola, "HfO<sub>2</sub>-based OxRAM devices as synapses for convolutional neural networks," *IEEE Trans. Electron Devices*, vol. 62, no. 8, pp. 2494–2501, Aug. 2015.
- [41] T. Hirtzlin, M. Bocquet, B. Penkovsky, J.-O. Klein, E. Nowak, E. Vianello, J.-M. Portal, and D. Querlioz, "Digital biologically plausible implementation of binarized neural networks with differential hafnium oxide resistive memory arrays," *Frontiers Neurosci.*, vol. 13, p. 1383, Jan. 2020.
- [42] J. N. Reynolds, "Crossbar switch," U.S. Patent 1 131 734, Mar. 1915.
- [43] S. Copen Goldstein and M. Budi, "NanoFabrics: Spatial computing using molecular electronics," in *Proc. 28th Annu. Int. Symp. Comput. Archit.*, Aug. 2002, pp. 178–189.
- [44] A. DeHon, "Array-based architecture for molecular electronics," Presented at the 1st Workshop Non-Silicon Comput. (NSC-1), Boston, MA, USA, Aug. 2002.
- [45] P. J. Kuekes, J. R. Heath, and R. S. Williams, "Molecular wire crossbar memory," U.S. Patent 6 128 214, Oct. 2000.

- [46] A. R. Pease, J. O. Jeppesen, J. F. Stoddart, Y. Luo, C. P. Collier, and J. R. Heath, "Switching devices based on interlocked molecules," *Accounts Chem. Res.*, vol. 34, no. 6, pp. 433–444, Jun. 2001.
- [47] S. Folling, O. Turel, and K. Likharev, "Single-electron latching switches as nanoscale synapses," in *Proc. Int. Joint Conf. Neural Netw. IJCNN*, Jul. 2001, pp. 216–221.
- [48] Ö. Turel and K. Likharev, "CrossNets: Possible neuromorphic networks based on nanoscale components," *Int. J. Circuit Theory Appl.*, vol. 31, no. 1, pp. 37–53, Jan. 2003.
- [49] Y. Cassuto, S. Kvatinisky, and E. Yaakobi, "Sneak-path constraints in memristor crossbar arrays," in *Proc. IEEE Int. Symp. Inf. Theory*, Jul. 2013, pp. 156–160.
- [50] E. Linn, R. Rosezin, C. Kügeler, and R. Waser, "Complementary resistive switches for passive nanocrossbar memories," *Nature Mater.*, vol. 9, no. 5, pp. 403–406, Apr. 2010.
- [51] H. Manem, G. S. Rose, X. He, and W. Wang, "Design considerations for variation tolerant multilevel CMOS/Nano memristor memory," in *Proc. 20th Symp. Great Lakes Symp. VLSI GLSVLSI*, May 2010, pp. 287–292.
- [52] M. A. Zidan, A. M. Eltawil, F. Kurdahi, H. A. H. Fahmy, and K. N. Salama, "Memristor multiport readout: A closed-form solution for sneak paths," *IEEE Trans. Nanotechnol.*, vol. 13, no. 2, pp. 274–282, Mar. 2014.
- [53] M. E. Fouda, A. M. Eltawil, and F. J. Kurdahi, "On one step row readout technique of selector-less resistive arrays," in *Proc. IEEE 60th Int. Midwest Symp. Circuits Syst. (MWSCAS)*, Aug. 2017, pp. 72–75.
- [54] M. Shevgoor, N. Muralimanohar, R. Balasubramonian, and Y. Jeon, "Improving memristor memory with sneak current sharing," in *Proc. 33rd IEEE Int. Conf. Comput. Design (ICCD)*, Oct. 2015, pp. 549–556.
- [55] P. O. Vontobel, W. Robinett, P. J. Kuekes, D. R. Stewart, J. Straznicki, and R. S. Williams, "Writing to and reading from a nano-scale crossbar memory based on memristors," *Nanotechnology*, vol. 20, no. 42, 2009, Art. no. 425204.
- [56] M. Zackriya, H. M. Kittur, and A. Chin, "A novel read scheme for large size one-resistor resistive random access memory array," *Sci. Rep.*, vol. 7, pp. 1–7, Feb. 2017.
- [57] A. Ciprut and E. G. Friedman, "Hybrid write bias scheme for non-volatile resistive crossbar arrays," in *Proc. IEEE Int. Symp. Circuits Syst. (ISCAS)*, May 2018, pp. 1–5.
- [58] A. Ciprut and G. F. Eby, "Energy-efficient write scheme for nonvolatile resistive crossbar arrays with selectors," *IEEE Trans. Very Large Scale Integr. (VLSI) Syst.*, vol. 26, no. 4, pp. 711–719, Apr. 2018.
- [59] W. Robinett, G. S. Snider, D. R. Stewart, J. Straznicki, and R. S. Williams, "Demultiplexers for nanoelectronics constructed from nonlinear tunneling resistors," *IEEE Trans. Nanotechnol.*, vol. 6, no. 3, pp. 280–290, May 2007.
- [60] F. Bedeschi, R. Fackenthal, C. Resta, E. M. Donze, M. Jagasivamani, E. C. Buda, F. Pellizzer, D. W. Chow, A. Cabrini, G. M. A. Calvi, R. Faravelli, A. Fantini, G. Torelli, D. Mills, R. Gastaldi, and G. Casagrande, "A bipolar-selected phase change memory featuring multi-level cell storage," *IEEE J. Solid-State Circuits*, vol. 44, no. 1, pp. 217–227, Jan. 2009.
- [61] D. B. Strukov and K. K. Likharev, "CMOL FPGA: A reconfigurable architecture for hybrid digital circuits with two-terminal nanodevices," *Nanotechnology*, vol. 16, pp. 888–900, Apr. 2005.
- [62] G. S. Snider and R. S. Williams, "Nano/CMOS architectures using a field programmable nanowire interconnect," *Nanotechnology*, vol. 18, pp. 1–10, Jan. 2007.
- [63] W. Gerstner, R. Ritz, and J. L. van Hemmen, "Why spikes? Hebbian learning and retrieval of time-resolved excitation patterns," *Biol. Cybern.*, vol. 69, nos. 5–6, pp. 503–515, Oct. 1993.
- [64] H. Markram, "Regulation of synaptic efficacy by coincidence of post-synaptic APs and EPSPs," *Science*, vol. 275, no. 5297, pp. 213–215, Jan. 1997.
- [65] G.-Q. Bi and M.-M. Poo, "Synaptic modifications in cultured hippocampal neurons: Dependence on spike timing, synaptic strength, and post-synaptic cell type," *J. Neurosci.*, vol. 18, no. 24, pp. 10464–10472, Dec. 1998.
- [66] G.-Q. Bi and M.-M. Poo, "Synaptic modification by correlated activity: Hebb's postulate revisited," *Annu. Rev. Neurosci.*, vol. 24, no. 1, pp. 139–166, Mar. 2001.
- [67] L. I. Zhang, H. W. Tao, C. E. Holt, W. A. Harris, and M.-M. Poo, "A critical window for cooperation and competition among developing retinotectal synapses," *Nature*, vol. 395, no. 6697, pp. 37–44, Sep. 1998.
- [68] D. E. Feldman, "Timing-based LTP and LTD at vertical inputs to layer II/III pyramidal cells in rat barrel cortex," *Neuron*, vol. 27, no. 1, pp. 45–56, Jul. 2000.
- [69] Y. Mu and M.-M. Poo, "Spike timing-dependent LTP/LTD mediates visual experience-dependent plasticity in a developing retinotectal system," *Neuron*, vol. 50, no. 1, pp. 115–125, Apr. 2006.
- [70] S. Cassenaer and G. Laurent, "Hebbian STDP in mushroom bodies facilitates the synchronous flow of olfactory information in locusts," *Nature*, vol. 448, no. 7154, pp. 709–713, Jun. 2007.
- [71] V. Jacob, D. J. Brasier, I. Erchova, D. Feldman, and D. E. Shulz, "Spike timing-dependent synaptic depression in the *in vivo* barrel cortex of the rat," *J. Neurosci.*, vol. 27, no. 6, pp. 1271–1284, Feb. 2007.
- [72] J. E. Rubin, R. C. Gerkin, G.-Q. Bi, and C. C. Chow, "Calcium time course as a signal for spike-timing-dependent plasticity," *J. Neurophysiol.*, vol. 93, no. 5, pp. 2600–2613, May 2005.
- [73] D. O. Hebb, *The Organization of Behavior: A Neuropsychological Study*. New York, NY, USA: Wiley, 1949.
- [74] A. Delorme, L. Perrinet, and S. J. Thorpe, "Networks of integrate-and-fire neurons using rank order coding B: Spike timing dependent plasticity and emergence of orientation selectivity," *Neurocomputing*, vols. 38–40, pp. 539–545, Jun. 2001.
- [75] R. Guyonneau, R. VanRullen, and S. J. Thorpe, "Temporal codes and sparse representations: A key to understanding rapid processing in the visual system," *J. Physiol.-Paris*, vol. 98, nos. 4–6, pp. 487–497, Jul. 2004.
- [76] T. Masquelier and S. J. Thorpe, "Unsupervised learning of visual features through spike timing dependent plasticity," *PLoS Comput. Biol.*, vol. 3, no. 2, p. e31, 2007.
- [77] T. Masquelier and S. J. Thorpe, "Learning to recognize objects using waves of spikes and spike timing-dependent plasticity," in *Proc. Int. Joint Conf. Neural Netw. (IJCNN)*, Jul. 2010, pp. 1–8.
- [78] J. M. Young, W. J. Waleszczyk, C. Wang, M. B. Calford, B. Dreher, and K. Obermayer, "Cortical reorganization consistent with spike timing-but not correlation-dependent plasticity," *Nature Neurosci.*, vol. 10, pp. 887–895, May 2007.
- [79] L. A. Finelli, S. Haney, M. Bazhenov, M. Stopfer, and T. J. Sejnowski, "Synaptic learning rules and sparse coding in a model sensory system," *PLoS Comput. Biol.*, vol. 4, Apr. 2008, Art. no. e1000062.
- [80] T. Masquelier, R. Guyonneau, and S. J. Thorpe, "Spike timing dependent plasticity finds the start of repeating patterns in continuous spike trains," *PLoS ONE*, vol. 3, Jan. 2008, Art. no. e1377.
- [81] T. Masquelier, R. Guyonneau, and S. J. Thorpe, "Competitive STDP-based spike pattern learning," *Neural Comput.*, vol. 21, no. 5, pp. 1259–1276, 2009.
- [82] U. Weidenbacher and H. Neumann, "Unsupervised learning of head pose through spike-timing dependent plasticity," in *Proc. PIT Perception Multi-Modal Dialogue Syst.*, vol. 5078, May 2008, pp. 123–131.
- [83] C. Mohan, L. A. Camunas-Mesa, E. Vianello, C. Reita, J. M. de la Rosa, T. Serrano-Gotarredona, and B. Linares-Barranco, "Experimental body-input three-stage DC offset calibration scheme for memristive crossbar," in *Proc. IEEE Int. Symp. Circuits Syst. (ISCAS)*, Oct. 2020, pp. 1–5.
- [84] R. Serrano-Gotarredona, L. Camunas-Mesa, T. Serrano-Gotarredona, J. A. Lenero-Bardallo, and B. Linares-Barranco, "The stochastic I-pot: A circuit block for programming bias currents," *IEEE Trans. Circuits Syst. II, Exp. Briefs*, vol. 54, no. 9, pp. 760–764, Sep. 2007.
- [85] A. Yousefzadeh, M. Jablonski, T. Iakymchuk, A. Linares-Barranco, A. Rosado, L. A. Plana, S. Temple, T. Serrano-Gotarredona, S. B. Furber, and B. Linares-Barranco, "On multiple AER handshaking channels over high-speed bit-serial bidirectional LVDS links with flow-control and clock-correction on commercial FPGAs for scalable neuromorphic systems," *IEEE Trans. Biomed. Circuits Syst.*, vol. 11, no. 5, pp. 1133–1147, Oct. 2017.
- [86] C. Mohan, J. M. de la Rosa, E. Vianello, L. Perniola, C. Reita, B. Linares-Barranco, and T. Serrano-Gotarredona, "A current attenuator for efficient memristive crossbars read-out," in *Proc. IEEE Int. Symp. Circuits Syst. (ISCAS)*, May 2019, pp. 1–5.



**CHARANRAJ MOHAN** (Graduate Student Member, IEEE) received the B.E. degree in electrical and electronics engineering from Anna University, India, in 2011, and the M.S. degree in electronics, communication and signal processing from the University of Seville, Seville, Spain, in 2015, where he is currently pursuing the Ph.D. degree with the Neuromorphic Group, Institute of Microelectronics of Seville (IMSE-CNM). He is currently with the Neuromorphic Group, IMSE-

CNM, University of Seville. His research interests include circuit design using novel CMOS technologies and memristive device applications. He was a recipient of the HERITAGE (India-Europe partnership) Erasmus Mundus Fellowship for his masters' studies. He also received the Doctoral Studentship from the Lloyd's Register Foundation's ICON.



**JOSÉ M. DE LA ROSA** (Fellow, IEEE) received the M.S. degree in physics and the Ph.D. degree in microelectronics from the University of Seville, Spain, in 1993 and 2000, respectively.

Since 1993, he has been working with the Institute of Microelectronics of Seville (IMSE), which is in turn part of the Spanish Microelectronics Center (CNM), Spanish National Research Council (CSIC). He is currently the Vice Director of IMSE. He is also a Full Professor with the Department of

Electronics and Electromagnetism, University of Seville. His main research interest includes analog and mixed-signal integrated circuits, especially high-performance data converters. In these topics, he has participated in a number of National and European research and industrial projects, and has coauthored six books and some 250 international peer-reviewed publications, including journal and conference articles. He has been a member of the Executive Committee of the IEEE Spain Section from 2014 to 2015 and 2016 to 2017, where he has served as the Membership Development Officer from 2016 to 2017. He has also served as the Chair for the Spain Chapter of the IEEE Circuits and Systems Society from 2016 to 2017. He has been involved in the organizing committees of diverse IEEE conferences, including ISCAS, MWSCAS, ICECS, LASCAS, VLSI-SoC, and DATE, serving as the TPC Co-Chair for MWSCAS 2012, ICECS 2012, LASCAS 2015, and ISICAS 2018–2019. He is also the Editor-in-Chief of the IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS—II: EXPRESS BRIEFS (TCAS-II) from 2020 to 2021 and has served as the Deputy Editor-in-Chief for IEEE TCAS-II from 2015 to 2019. He has served as an Associate Editor for the IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS—I: REGULAR PAPERS, where he received the 2012–2013 Best Associate Editor Award and served as a Guest Editor for the Special Issue on the Custom Integrated Circuits Conference (CICC) in 2013 and 2014. He has also served as a Guest Editor for the Special Issue on Next-Generation Delta-Sigma Converters of the IEEE JOURNAL ON EMERGING AND SELECTED TOPICS IN CIRCUITS AND SYSTEMS. He has served as a Distinguished Lecturer of the IEEE Circuits and Systems Society from 2017 to 2018.



**L. A. CAMUÑAS-MESA** received the B.S. degree in electrical engineering, the M.S. degree in microelectronics, and the Ph.D. degree in event-based vision systems from the University of Sevilla, Seville, Spain, in 2003, 2005, and 2010, respectively. From 2004 to 2010, he was with the Sevilla Microelectronics Institute (IMSE-CNM), Spanish Research Council (CSIC), Seville, where he was involved in the VLSI implementation of event-driven AER vision processing systems.

In 2006, he was a Visiting Student with the Institute of Neuroinformatics, Zürich, Switzerland. From 2010 to 2013, he was an Associate Postdoctoral Researcher with the Centre for Systems Neuroscience, University of Leicester, Leicester, U.K., where he was involved in olfactory sensing and processing, spike detection and sorting, and simulation of extracellular recordings. His current research interests include bioinspired circuits and systems, real-time event-based vision sensing and processing chips, neuromorphic stereo vision, and nanoscale memristor-based AER circuits for STDP learning. Since 2013, he has been with IMSE-CNM, CSIC, where he received the “Juan de la Cierva” Postdoctoral Fellowship.



**ELISA VIANELLO** (Member, IEEE) received the Ph.D. degree in electrical engineering from the University of Udine, Italy, and the University of Grenoble, France, in 2010. She is currently the Scientist of the CEA-LETI Grenoble. She is also a Coordinator of the MeM-Scales H2020 European project focused on the joint co-development of a novel class of algorithms, devices, and circuits that reproduce multi-timescale processing of biological neural systems. She is the author or a coauthor

of more than 100 technical articles and four book chapters. Her current research interests include development of new technologies for bio-inspired neuromorphic computing, with a special focus on new resistive memory devices. She was on the Technical Committee of the IRPS Symposium, from 2013 to 2014, and on the TCP of the IEDM Circuit Device Interaction Subcommittee, from 2016 to 2017. She is on the TPC of the ESSDERC Conference and the Cass Nano-Giga TC. She is also an Associate Editor of the APL Special Issue on Emerging Materials in Neuromorphic Computing (February 2020) and of the incoming IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS—II: EXPRESS BRIEFS, from 2020 to 2021.



**TERESA SERRANO-GOTARREDONA** (Senior Member, IEEE) received the B.S. degree in electronic physics and the Ph.D. degree in VLSI neural categorizers from the University of Sevilla, Spain, in 1992 and 1996, respectively, and the M.S. degree in electrical and computer engineering from Johns Hopkins University, Baltimore, MD, USA, in 1997.

She was an Assistant Professor with the Electronics and Electromagnetism Department, University of Sevilla, from 1998 to September 2000. Since September 2000, she has been the Tenured Scientist of the Sevilla Microelectronics Institute (IMSE-CNM), CSIC, Seville, Spain, where she was promoted to a Tenured Researcher in July 2008. She has been a Visiting Professor/Fellow with Texas A&M University, College Station, USA; The University of Manchester, U.K.; and the University of Lincoln, U.K. Her recent research interests include AER vision chips, real-time vision sensing and processing chips, and nanoscale memristor-type AER systems. She has received the two IEEE TRANSACTIONS Best Paper Awards. From 2013 to 2015, she was the Chair of the IEEE Circuits and Systems Society Spain Chapter. She has been an Associate Editor (AE) of the *Plos One* journal and the IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS—II: EXPRESS BRIEFS. She is also an Associate Editor of the IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS—I: REGULAR PAPERS.



**BERNABÉ LINARES-BARRANCO** (Fellow, IEEE) received the B.S. degree in electronic physics, the M.S. degree in microelectronics, and the Ph.D. degree in high-frequency OTA-C oscillator design from the University of Sevilla, Seville, Spain, in June 1986, September 1987, and June 1990, respectively, and the Ph.D. degree in analog neural network design from Texas A&M University, College Station, USA, in December 1991.

From September 1988 to August 1991, he was a Graduate Student with the Department of Electrical Engineering, Texas A&M University. Since June 1991, he has been the Tenured Scientist of the Instituto de Microelectrónica de Sevilla (IMSE-CNM), CSIC, Universidad de Sevilla. In January 2003, he was promoted to a Tenured Researcher, and in January 2004 to a Full Professor. Since February 2018, he has been the Director of the Instituto de Microelectrónica de Sevilla. He has been involved with circuit design for telecommunication circuits, VLSI emulators of biological neurons, VLSI neural-based pattern recognition systems, hearing aids, precision circuit design for instrumentation equipment, VLSI transistor mismatch parameters characterization, and over the past 25 years has been deeply involved with neuromorphic spiking circuits and systems, with strong emphasis on vision and exploiting nanoscale memristive devices for learning. He is the Co-Founder of two start-ups, Prophesee SA, Paris, France, and GrAI-Matter-Labs SAS, San Jose, CA, USA, on neuromorphic hardware.

Dr. Linares-Barranco has received two IEEE TRANSACTIONS Best Paper Awards. From 2011 to 2013, he was the Chair of the IEEE Circuits and Systems Society Spain Chapter. He has been an Associate Editor of the IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS—II: EXPRESS BRIEFS, the IEEE TRANSACTIONS ON NEURAL NETWORKS, and *Frontiers in Neuromorphic Engineering*. He has been the Section Chief Editor of *Frontiers in Neuromorphic Engineering* since January 2021.

• • •