NameSenhadji Navarro, Raouf
DepartmentArquitectura y Tecnología de Computadores
Knowledge areaArquitectura y Tecnología de Computadores
Professional categoryProfesor Contratado Doctor
E-mailRequest
           
  • No. publications

    28

  • No. visits

    2283

  • No. downloads

    5336


 

Article
Icon

A New Approach for Implementing Finite State Machines with Input Multiplexing

García Vargas, Ignacio; García Vargas, Ignacio; Senhadji Navarro, Raouf; Senhadji Navarro, Raouf (MDPI, 2023)
The model called Finite State Machine with Input Multiplexing (FSMIM) was proposed as a mechanism for implementing Finite ...
Article
Icon

Mapping Outputs and States Encoding Bits to Outputs Using Multiplexers in Finite State Machine Implementations

Senhadji Navarro, Raouf; Senhadji Navarro, Raouf; García Vargas, Ignacio; García Vargas, Ignacio (MDPI, 2023)
This paper proposes a new technique for implementing Finite State Machines (FSMs) in Field Programmable Gate Arrays (FPGAs). ...
Article
Icon

Optimization based on the minimum maximal k-partial-matching problem of finite states machines with input multiplexing

García Vargas, Ignacio; García Vargas, Ignacio; Senhadji Navarro, Raouf; Senhadji Navarro, Raouf (Springer, 2022)
Finite State Machines with Input Multiplexing (FSMIMs) were proposed in previous work as a technique for efficient mapping ...
Article
Icon

Mapping arbitrary logic functions onto carry chains in FPGAs

Senhadji Navarro, Raouf; Senhadji Navarro, Raouf; García Vargas, Ignacio; García Vargas, Ignacio (MDPI, 2022)
Current Field Programmable Gate Arrays (FPGAs) provide fast routing links and special logic to perform carry operations; ...
Article
Icon

Methodology for Distributed-ROM-based Implementation of Finite State Machines

Senhadji Navarro, Raouf; Senhadji Navarro, Raouf; García Vargas, Ignacio; García Vargas, Ignacio (Institute of Electrical and Electronics Engineers, 2020)
This brief explores the optimization of distributed-ROM-based Finite State Machine (FSM) implementations as an alternative ...
Article
Icon

High-Performance Architecture for Binary-Tree-Based Finite State Machines

Senhadji Navarro, Raouf; Senhadji Navarro, Raouf; García Vargas, Ignacio; García Vargas, Ignacio (IEEE Computer Society, 2018)
A binary-tree-based finite state machine (BT-FSM) is a state machine with a 1-bit input signal whose state transition graph ...
Patent
Icon

Reconocedor reconfigurable de patrones de bits basado en jerarquía de memoria

Senhadji Navarro, Raouf; Senhadji Navarro, Raouf; García Vargas, Ignacio; García Vargas, Ignacio (Oficina Española de Patentes y Marcas , 2016)
Reconocedor reconfigurable de patrones de bits basado en jerarquía de memoria que comprende una pluralidad de circuitos ...
PhD Thesis
Icon

Máquinas de estados finitos con multiplexión de entradas: una contribución al diseño e implementación electrónica de máquinas de estados

Senhadji Navarro, Raouf; Senhadji Navarro, Raouf; García Vargas, Ignacio; García Vargas, Ignacio (2016)
Esta tesis doctoral supone una contribución a la implementación electrónica de máquinas de estados finitos, en particular ...
Article
Icon

Minimum maximum reconfiguration cost problem

Senhadji Navarro, Raouf; Senhadji Navarro, Raouf; García Vargas, Ignacio; García Vargas, Ignacio (Springer, 2016)
This paper discusses the problem of minimizing the reconfiguration cost of some types of reconfigurable systems. A formal ...
Article
Icon

Finite State Machines With Input Multiplexing: A Performance Study

García Vargas, Ignacio; García Vargas, Ignacio; Senhadji Navarro, Raouf; Senhadji Navarro, Raouf (IEEE Computer Society, 2015)
Finite state machines with input multiplexing (FSMIMs) have been proposed in previous works as a technique for efficient mapping ...
Article
Icon

The minimum maximal k-partial-matching problem

García Vargas, Ignacio; García Vargas, Ignacio; Senhadji Navarro, Raouf; Senhadji Navarro, Raouf (Springer, 2013)
In this paper, we introduce a new problem related to bipartite graphs called minimum maximal k-partial-matching (MMKPM) ...
Article
Icon

Finite Virtual State Machines

Senhadji Navarro, Raouf; Senhadji Navarro, Raouf; García Vargas, Ignacio; García Vargas, Ignacio (Institute of Electronics, Information and Communication Engineers, 2012)
This letter proposes a new model of state machine called Finite Virtual State Machine (FVSM). A memory-based architecture ...
Presentation
Icon

Performance Evaluation of RAM-Based Implementation of Finite State Machines in FPGAs

Senhadji Navarro, Raouf; Senhadji Navarro, Raouf; García Vargas, Ignacio; García Vargas, Ignacio; Guisado Lízar, José Luís; Guisado Lízar, José Luís (IEEE Computer Society, 2012)
This paper presents a study of performance of RAM-based implementations in FPGAs of Finite State Machines (FSMs). The ...
Presentation
Icon

ROM-Based Finite State Machine Implementation in Low Cost FPGAs

García Vargas, Ignacio; García Vargas, Ignacio; Senhadji Navarro, Raouf; Senhadji Navarro, Raouf; Jiménez Moreno, Gabriel; Jiménez Moreno, Gabriel; Civit Balcells, Antón; Civit Balcells, Antón; Guerra Gutiérrez, P.; Guerra Gutiérrez, P. (IEE, 2007)
This work presents a technique for the resource optimization of input multiplexed ROM-based Finite State Machines. This ...
Presentation
Icon

FPGA-Based Implementation of RAM with Asymmetric Port Widths for Run-Time Reconfiguration

Senhadji Navarro, Raouf; Senhadji Navarro, Raouf; García Vargas, Ignacio; García Vargas, Ignacio; Jiménez Moreno, Gabriel; Jiménez Moreno, Gabriel; Civit Balcells, Antón; Civit Balcells, Antón (IEEE Computer Society, 2007)
In this paper, we present a HDL description of a RAM with asymmetric port widths which allows read and write operations ...
Presentation
Icon

Propuesta para la elaboración de prácticas de codiseño de bajo coste

Guerra Gutiérrez, P.; Guerra Gutiérrez, P.; García Vargas, Ignacio; García Vargas, Ignacio; Senhadji Navarro, Raouf; Senhadji Navarro, Raouf; Jiménez Moreno, Gabriel; Jiménez Moreno, Gabriel (Universidad Politécnica de Madrid, 2006)
En esta comunicación se presenta una propuesta para la elaboración de prácticas de sistemas digitales basados en codiseño. ...
Article
Icon

ROM-based FSM implementation using input multiplexing in FPGA devices

Senhadji Navarro, Raouf; Senhadji Navarro, Raouf; García Vargas, Ignacio; García Vargas, Ignacio; Jiménez Moreno, Gabriel; Jiménez Moreno, Gabriel; Civit Balcells, Antón; Civit Balcells, Antón (IET Digital Library, 2004)
A new approach for ROM implementation of finite state machines (FSMs) is proposed, based on the selection of a subset of ...
Article
Icon

Hardware/software codesign of configurable fuzzy control systems

Cabrera, A.; Cabrera, A.; Sánchez Solano, Santiago; Sánchez Solano, Santiago; Brox, P.; Brox, P.; Barriga Barros, Ángel; Barriga Barros, Ángel; Senhadji Navarro, Raouf; Senhadji Navarro, Raouf (Elsevier, 2004)
Fuzzy inference techniques are an attractive and well-established approach for solving control problems. This is mainly due ...
Presentation
Icon

Thing Complex Fuzzy Systems by Supervised Learning Algorithms

Moreno Velo, Francisco José; Moreno Velo, Francisco José; Baturone, I.; Baturone, I.; Senhadji Navarro, Raouf; Senhadji Navarro, Raouf; Sánchez Solano, Santiago; Sánchez Solano, Santiago (IEEE Computer Society, 2003)
Tuning a fuzzy system to meet a given set of inpuffoutput patterns is usually a difficult task that involves many ...
Presentation
Icon

Synthetic generation of address-events for real-time image processing

Linares Barranco, Alejandro; Linares Barranco, Alejandro; Senhadji Navarro, Raouf; Senhadji Navarro, Raouf; García Vargas, Ignacio; García Vargas, Ignacio; Gómez Rodríguez, Francisco de Asís; Gómez Rodríguez, Francisco de Asís; Jiménez Moreno, Gabriel; Jiménez Moreno, Gabriel; Civit Balcells, Antón; Civit Balcells, Antón (IEEE Computer Society, 2003)
Address-event-representation (AER) is a communication protocol that emulates the nervous system's neurons communication, ...
Presentation
Icon

NORFREA: An algorithm for non redundant fuzzy rule extraction

Senhadji Navarro, Raouf; Senhadji Navarro, Raouf; Sánchez Solano, Santiago; Sánchez Solano, Santiago; Barriga Barros, Ángel; Barriga Barros, Ángel; Baturone Castillo, María Iluminada; Baturone Castillo, María Iluminada; Moreno Velo, Francisco José; Moreno Velo, Francisco José (Institute of Electrical and Electronics Engineers (IEEE), 2002)
This contribution presents a new algorithm (NORFREA) to select fuzzy rules from a grid partition of the input domain. ...
Presentation
Icon

Hardware/software codesign methodology for fuzzy controller implementation

Cabrera, Alejandro; Cabrera, Alejandro; Sánchez Solano, Santiago; Sánchez Solano, Santiago; Senhadji Navarro, Raouf; Senhadji Navarro, Raouf; Barriga Barros, Ángel; Barriga Barros, Ángel; Jiménez Fernández, Carlos Jesús; Jiménez Fernández, Carlos Jesús (Institute of Electrical and Electronics Engineers, 2002)
This paper describes a HW/SW codesign methodology for the implementation of fuzzy controllers on a platform composed by a ...
Presentation
Icon

Development of level controllers based on fuzzy logic

Cabrera, Alejandro; Cabrera, Alejandro; Senhadji Navarro, Raouf; Senhadji Navarro, Raouf; Sánchez Solano, Santiago; Sánchez Solano, Santiago; Barriga Barros, Ángel; Barriga Barros, Ángel; Jiménez Fernández, Carlos Jesús; Jiménez Fernández, Carlos Jesús; Llanes, Orestes; Llanes, Orestes (2002)
This paper describes the development of different kinds of level controllers based on fuzzy logic. Designs and implementations ...
Presentation
Icon

Codiseño hardware/software de un sistema de dosificación basado en lógica difusa

Cabrera, A.; Cabrera, A.; Sánchez Solano, Santiago; Sánchez Solano, Santiago; Senhadji Navarro, Raouf; Senhadji Navarro, Raouf; Barriga Barros, Ángel; Barriga Barros, Ángel (Universidad Politécnica de Madrid, 2002)
En esta comunicación se describe la realización mediante codiseño hardware/software de un sistema de dosificación que ...
Presentation
Icon

Prototyping of fuzzy logic–based controllers using standard FPGA development boards

Sánchez Solano, Santiago; Sánchez Solano, Santiago; Senhadji Navarro, Raouf; Senhadji Navarro, Raouf; Cabrera, Alejandro; Cabrera, Alejandro; Baturone Castillo, María Iluminada; Baturone Castillo, María Iluminada; Jiménez Fernández, Carlos Jesús; Jiménez Fernández, Carlos Jesús (2002)
This paper describes a design methodology for fuzzy logic-based control systems. The methodology employs hardware/software ...
Presentation
Icon

VLSI design of universal approximator neuro-fuzzy systems

Baturone Castillo, María Iluminada; Baturone Castillo, María Iluminada; Sánchez Solano, Santiago; Sánchez Solano, Santiago; Barriga Barros, Ángel; Barriga Barros, Ángel; Jiménez Fernández, Carlos Jesús; Jiménez Fernández, Carlos Jesús; Senhadji Navarro, Raouf; Senhadji Navarro, Raouf; López, Diego R.; López, Diego R. (2001)
Neuro-fuzzy systems can theoretically solve any problem since they are universal approximators. Besides, they combine the ...
Presentation
Icon

Síntesis hardware de sistemas difusos mediante el entorno de desarrollo Xfuzzy

Barriga Barros, Ángel; Barriga Barros, Ángel; Baturone Castillo, María Iluminada; Baturone Castillo, María Iluminada; Sánchez Solano, Santiago; Sánchez Solano, Santiago; Senhadji Navarro, Raouf; Senhadji Navarro, Raouf (Universidad Politécnica de Madrid, 2000)
Presentation
Icon

A design methodology for application specific fuzzy integrated circuits

Barriga Barros, Ángel; Barriga Barros, Ángel; Senhadji Navarro, Raouf; Senhadji Navarro, Raouf; Jiménez Fernández, Carlos Jesús; Jiménez Fernández, Carlos Jesús; Baturone Castillo, María Iluminada; Baturone Castillo, María Iluminada; Sánchez Solano, Santiago; Sánchez Solano, Santiago (1998)
The main objective of this contribution is to present a design methodology for application specific fuzzy integrated ...