Artículo
A three-level common-mode voltage eliminated inverter with single dc supply using flying capacitor inverter and cascaded H-bridge
Autor/es | Kumar, P. Roshan
Rajeevan, P. P. Mathew, K. Gopakumar, K. León Galván, José Ignacio García Franquelo, Leopoldo |
Departamento | Universidad de Sevilla. Departamento de Ingeniería Electrónica |
Fecha de publicación | 2014-03-03 |
Fecha de depósito | 2015-03-20 |
Publicado en |
|
Resumen | A three-level common-mode voltage eliminated in-
verter with single dc supply using flying capacitor inverter and
cascaded H-bridge has been proposed in this paper. The three
phase space vector polygon formed by this ... A three-level common-mode voltage eliminated in- verter with single dc supply using flying capacitor inverter and cascaded H-bridge has been proposed in this paper. The three phase space vector polygon formed by this configuration and the polygon formed by the common-mode eliminated states have been discussed. The entire system is simulated in Simulink and the re- sults are experimentally verified. This system has an advantage that if one of devices in the H-bridge fails, the system can still be oper- ated as a normal three-level inverter at full power. This inverter has many other advantages like use of single dc supply, making it pos- sible for a back-to-back grid-tied converter application, improved reliability, etc. |
Ficheros | Tamaño | Formato | Ver | Descripción |
---|---|---|---|---|
A Three-Level Common-Mode_TPEL ... | 4.872Mb | [PDF] | Ver/ | |
Este registro aparece en las siguientes colecciones
Excepto si se señala otra cosa, la licencia del ítem se describe como: Attribution-NonCommercial-NoDerivatives 4.0 Internacional
Items relacionados
Enseñando items relacionados por título, autor, creador y materia.
-
Artículo
A five-level inverter topology with single-DC supply by cascading a flying capacitor inverter and an H-bridge
Roshankumar, P.; Rajeevan, P. P.; Mathew, K.; Gopakumar, K.; León Galván, José Ignacio; García Franquelo, Leopoldo (2012-08)In this paper, a new three-phase, five-level inverter topology with a single-dc source is presented. The proposed topol- ogy ...
-
Ponencia
Delay effects on the limit cycling behavior in an H-bridge resonant inverter with zero current switching control strategy
Benadero, Luis; Torres Peral, Francisco; El Aroudi, Abdelali; Olalla, Carlos; Ponce Núñez, Enrique; Martínez-Salamero, Luis (2018)In this paper, bifurcations of limit cycles in a H-bridge LC resonant inverter under a zero current switching control ...
-
Trabajo Fin de Máster
A Generalized Predictive Controlled T-type power inverter with a deterministic dc-link capacitor voltage balancing approach
Mohan, Charanraj (2015-07)The thesis consists of implementing a Generalized Predictive Control (GPC) strategy for controlling the output voltage ...